Building blocks for persistent memory Article Swipe

PDF

Related Concepts

Computer science Bottleneck Latency (audio) Dram Block (permutation group theory) Operating system CAS latency NAND gate Parallel computing Embedded system Computer hardware Semiconductor memory Memory controller Computer network Telecommunications Channel (broadcasting) Mathematics Geometry

Alexander van Renen , Lukas Vogel , Viktor Leis , Thomas Neumann , Alfons Kemper ·

YOU? · · 2020 · Open Access · · DOI: https://doi.org/10.1007/s00778-020-00622-9 · OA: W3088708161

I/O latency and throughput are two of the major performance bottlenecks for disk-based database systems. Persistent memory (PMem) technologies, like Intel’s Optane DC persistent memory modules, promise to bridge the gap between NAND-based flash (SSD) and DRAM, and thus eliminate the I/O bottleneck. In this paper, we provide the first comprehensive performance evaluation of PMem on real hardware in terms of bandwidth and latency. Based on the results, we develop guidelines for efficient PMem usage and four optimized low-level building blocks for PMem applications: log writing, block flushing, in-place updates, and coroutines for write latency hiding.