Development of control system for multi-converter High voltage Power supply using programmable SoC Article Swipe
Rasesh Dave
,
Jagruti Dharangutti
,
Narinder Singh
,
Aruna Thakar
,
H. Dhola
,
Sandip Gajjar
,
Darshan Parmar
,
Tanish Zaveri
,
U.K. Baruah
·
YOU?
·
· 2017
· Open Access
·
· DOI: https://doi.org/10.1088/1742-6596/823/1/012035
YOU?
·
· 2017
· Open Access
·
· DOI: https://doi.org/10.1088/1742-6596/823/1/012035
Multi-converter based High Voltage Power Supplies (HVPSs) find application in multi-megawatt accelerators, RF systems. Control system for HVPS must be a combination of superior parallel processing, real time performance, fast computation and versatile connectivity. The hardware platform is expected to be robust, easily scalable for future developments with minimal overheads. This paper describes development of control system on Zynq All Programmable SoC (System on Chip) for HVPS. Typical HVPS control mechanism involves communication, generation of precise control signals/pulses for few hundred numbers of chopper and closed loop control in microsecond range for regulated output. Such kind of requirements can be met with Zynq All Programmable SoC, which is a combination of Dual core ARM Cortex A-9 Processing System (PS) and Xilinx 7 series FPGA based Programmable Logic (PL). Deterministic functions of power supply control system such as generation of control signals with precise inter-channel delay of nanosecond range and communication with individual chopper at 100kbps can be implemented on PL. PS should implement corrective tasks based on field feedback received from individual chopper, user interface and OS management that allows to take full advantage of system capabilities. PS and PL are connected with on-chip AXI-4 interface with low latency and higher bandwidth through 9 AXI ports. Typically PS boots first, this ensures secure booting and prevents external environment from tampering PL.
Related Topics
Concepts
Metadata
- Type
- article
- Language
- en
- Landing Page
- https://doi.org/10.1088/1742-6596/823/1/012035
- https://iopscience.iop.org/article/10.1088/1742-6596/823/1/012035/pdf
- OA Status
- diamond
- Cited By
- 2
- Related Works
- 10
- OpenAlex ID
- https://openalex.org/W2606506163
All OpenAlex metadata
Raw OpenAlex JSON
- OpenAlex ID
-
https://openalex.org/W2606506163Canonical identifier for this work in OpenAlex
- DOI
-
https://doi.org/10.1088/1742-6596/823/1/012035Digital Object Identifier
- Title
-
Development of control system for multi-converter High voltage Power supply using programmable SoCWork title
- Type
-
articleOpenAlex work type
- Language
-
enPrimary language
- Publication year
-
2017Year of publication
- Publication date
-
2017-04-19Full publication date if available
- Authors
-
Rasesh Dave, Jagruti Dharangutti, Narinder Singh, Aruna Thakar, H. Dhola, Sandip Gajjar, Darshan Parmar, Tanish Zaveri, U.K. BaruahList of authors in order
- Landing page
-
https://doi.org/10.1088/1742-6596/823/1/012035Publisher landing page
- PDF URL
-
https://iopscience.iop.org/article/10.1088/1742-6596/823/1/012035/pdfDirect link to full text PDF
- Open access
-
YesWhether a free full text is available
- OA status
-
diamondOpen access status per OpenAlex
- OA URL
-
https://iopscience.iop.org/article/10.1088/1742-6596/823/1/012035/pdfDirect OA link when available
- Concepts
-
Field-programmable gate array, Computer science, Chopper, Embedded system, Computer hardware, Interface (matter), Control system, Bandwidth (computing), System on a chip, Voltage, Engineering, Electrical engineering, Operating system, Telecommunications, Maximum bubble pressure method, BubbleTop concepts (fields/topics) attached by OpenAlex
- Cited by
-
2Total citation count in OpenAlex
- Citations by year (recent)
-
2025: 1, 2022: 1Per-year citation counts (last 5 years)
- Related works (count)
-
10Other works algorithmically related by OpenAlex
Full payload
| id | https://openalex.org/W2606506163 |
|---|---|
| doi | https://doi.org/10.1088/1742-6596/823/1/012035 |
| ids.doi | https://doi.org/10.1088/1742-6596/823/1/012035 |
| ids.mag | 2606506163 |
| ids.openalex | https://openalex.org/W2606506163 |
| fwci | 0.0 |
| type | article |
| title | Development of control system for multi-converter High voltage Power supply using programmable SoC |
| biblio.issue | |
| biblio.volume | 823 |
| biblio.last_page | 012035 |
| biblio.first_page | 012035 |
| topics[0].id | https://openalex.org/T10904 |
| topics[0].field.id | https://openalex.org/fields/17 |
| topics[0].field.display_name | Computer Science |
| topics[0].score | 0.9922999739646912 |
| topics[0].domain.id | https://openalex.org/domains/3 |
| topics[0].domain.display_name | Physical Sciences |
| topics[0].subfield.id | https://openalex.org/subfields/1708 |
| topics[0].subfield.display_name | Hardware and Architecture |
| topics[0].display_name | Embedded Systems Design Techniques |
| topics[1].id | https://openalex.org/T10054 |
| topics[1].field.id | https://openalex.org/fields/17 |
| topics[1].field.display_name | Computer Science |
| topics[1].score | 0.989300012588501 |
| topics[1].domain.id | https://openalex.org/domains/3 |
| topics[1].domain.display_name | Physical Sciences |
| topics[1].subfield.id | https://openalex.org/subfields/1708 |
| topics[1].subfield.display_name | Hardware and Architecture |
| topics[1].display_name | Parallel Computing and Optimization Techniques |
| topics[2].id | https://openalex.org/T12810 |
| topics[2].field.id | https://openalex.org/fields/22 |
| topics[2].field.display_name | Engineering |
| topics[2].score | 0.988099992275238 |
| topics[2].domain.id | https://openalex.org/domains/3 |
| topics[2].domain.display_name | Physical Sciences |
| topics[2].subfield.id | https://openalex.org/subfields/2207 |
| topics[2].subfield.display_name | Control and Systems Engineering |
| topics[2].display_name | Real-time simulation and control systems |
| is_xpac | False |
| apc_list | |
| apc_paid | |
| concepts[0].id | https://openalex.org/C42935608 |
| concepts[0].level | 2 |
| concepts[0].score | 0.6667491793632507 |
| concepts[0].wikidata | https://www.wikidata.org/wiki/Q190411 |
| concepts[0].display_name | Field-programmable gate array |
| concepts[1].id | https://openalex.org/C41008148 |
| concepts[1].level | 0 |
| concepts[1].score | 0.5669621229171753 |
| concepts[1].wikidata | https://www.wikidata.org/wiki/Q21198 |
| concepts[1].display_name | Computer science |
| concepts[2].id | https://openalex.org/C2780191706 |
| concepts[2].level | 3 |
| concepts[2].score | 0.5504504442214966 |
| concepts[2].wikidata | https://www.wikidata.org/wiki/Q191658 |
| concepts[2].display_name | Chopper |
| concepts[3].id | https://openalex.org/C149635348 |
| concepts[3].level | 1 |
| concepts[3].score | 0.5395469069480896 |
| concepts[3].wikidata | https://www.wikidata.org/wiki/Q193040 |
| concepts[3].display_name | Embedded system |
| concepts[4].id | https://openalex.org/C9390403 |
| concepts[4].level | 1 |
| concepts[4].score | 0.4801151752471924 |
| concepts[4].wikidata | https://www.wikidata.org/wiki/Q3966 |
| concepts[4].display_name | Computer hardware |
| concepts[5].id | https://openalex.org/C113843644 |
| concepts[5].level | 4 |
| concepts[5].score | 0.4409831166267395 |
| concepts[5].wikidata | https://www.wikidata.org/wiki/Q901882 |
| concepts[5].display_name | Interface (matter) |
| concepts[6].id | https://openalex.org/C17500928 |
| concepts[6].level | 2 |
| concepts[6].score | 0.4325694143772125 |
| concepts[6].wikidata | https://www.wikidata.org/wiki/Q959968 |
| concepts[6].display_name | Control system |
| concepts[7].id | https://openalex.org/C2776257435 |
| concepts[7].level | 2 |
| concepts[7].score | 0.42579013109207153 |
| concepts[7].wikidata | https://www.wikidata.org/wiki/Q1576430 |
| concepts[7].display_name | Bandwidth (computing) |
| concepts[8].id | https://openalex.org/C118021083 |
| concepts[8].level | 2 |
| concepts[8].score | 0.4172712564468384 |
| concepts[8].wikidata | https://www.wikidata.org/wiki/Q610398 |
| concepts[8].display_name | System on a chip |
| concepts[9].id | https://openalex.org/C165801399 |
| concepts[9].level | 2 |
| concepts[9].score | 0.3224751651287079 |
| concepts[9].wikidata | https://www.wikidata.org/wiki/Q25428 |
| concepts[9].display_name | Voltage |
| concepts[10].id | https://openalex.org/C127413603 |
| concepts[10].level | 0 |
| concepts[10].score | 0.30474621057510376 |
| concepts[10].wikidata | https://www.wikidata.org/wiki/Q11023 |
| concepts[10].display_name | Engineering |
| concepts[11].id | https://openalex.org/C119599485 |
| concepts[11].level | 1 |
| concepts[11].score | 0.24221578240394592 |
| concepts[11].wikidata | https://www.wikidata.org/wiki/Q43035 |
| concepts[11].display_name | Electrical engineering |
| concepts[12].id | https://openalex.org/C111919701 |
| concepts[12].level | 1 |
| concepts[12].score | 0.07917699217796326 |
| concepts[12].wikidata | https://www.wikidata.org/wiki/Q9135 |
| concepts[12].display_name | Operating system |
| concepts[13].id | https://openalex.org/C76155785 |
| concepts[13].level | 1 |
| concepts[13].score | 0.07336869835853577 |
| concepts[13].wikidata | https://www.wikidata.org/wiki/Q418 |
| concepts[13].display_name | Telecommunications |
| concepts[14].id | https://openalex.org/C129307140 |
| concepts[14].level | 3 |
| concepts[14].score | 0.0 |
| concepts[14].wikidata | https://www.wikidata.org/wiki/Q6795880 |
| concepts[14].display_name | Maximum bubble pressure method |
| concepts[15].id | https://openalex.org/C157915830 |
| concepts[15].level | 2 |
| concepts[15].score | 0.0 |
| concepts[15].wikidata | https://www.wikidata.org/wiki/Q2928001 |
| concepts[15].display_name | Bubble |
| keywords[0].id | https://openalex.org/keywords/field-programmable-gate-array |
| keywords[0].score | 0.6667491793632507 |
| keywords[0].display_name | Field-programmable gate array |
| keywords[1].id | https://openalex.org/keywords/computer-science |
| keywords[1].score | 0.5669621229171753 |
| keywords[1].display_name | Computer science |
| keywords[2].id | https://openalex.org/keywords/chopper |
| keywords[2].score | 0.5504504442214966 |
| keywords[2].display_name | Chopper |
| keywords[3].id | https://openalex.org/keywords/embedded-system |
| keywords[3].score | 0.5395469069480896 |
| keywords[3].display_name | Embedded system |
| keywords[4].id | https://openalex.org/keywords/computer-hardware |
| keywords[4].score | 0.4801151752471924 |
| keywords[4].display_name | Computer hardware |
| keywords[5].id | https://openalex.org/keywords/interface |
| keywords[5].score | 0.4409831166267395 |
| keywords[5].display_name | Interface (matter) |
| keywords[6].id | https://openalex.org/keywords/control-system |
| keywords[6].score | 0.4325694143772125 |
| keywords[6].display_name | Control system |
| keywords[7].id | https://openalex.org/keywords/bandwidth |
| keywords[7].score | 0.42579013109207153 |
| keywords[7].display_name | Bandwidth (computing) |
| keywords[8].id | https://openalex.org/keywords/system-on-a-chip |
| keywords[8].score | 0.4172712564468384 |
| keywords[8].display_name | System on a chip |
| keywords[9].id | https://openalex.org/keywords/voltage |
| keywords[9].score | 0.3224751651287079 |
| keywords[9].display_name | Voltage |
| keywords[10].id | https://openalex.org/keywords/engineering |
| keywords[10].score | 0.30474621057510376 |
| keywords[10].display_name | Engineering |
| keywords[11].id | https://openalex.org/keywords/electrical-engineering |
| keywords[11].score | 0.24221578240394592 |
| keywords[11].display_name | Electrical engineering |
| keywords[12].id | https://openalex.org/keywords/operating-system |
| keywords[12].score | 0.07917699217796326 |
| keywords[12].display_name | Operating system |
| keywords[13].id | https://openalex.org/keywords/telecommunications |
| keywords[13].score | 0.07336869835853577 |
| keywords[13].display_name | Telecommunications |
| language | en |
| locations[0].id | doi:10.1088/1742-6596/823/1/012035 |
| locations[0].is_oa | True |
| locations[0].source.id | https://openalex.org/S4210187594 |
| locations[0].source.issn | 1742-6588, 1742-6596 |
| locations[0].source.type | journal |
| locations[0].source.is_oa | True |
| locations[0].source.issn_l | 1742-6588 |
| locations[0].source.is_core | True |
| locations[0].source.is_in_doaj | False |
| locations[0].source.display_name | Journal of Physics Conference Series |
| locations[0].source.host_organization | https://openalex.org/P4310320083 |
| locations[0].source.host_organization_name | IOP Publishing |
| locations[0].source.host_organization_lineage | https://openalex.org/P4310320083, https://openalex.org/P4310311669 |
| locations[0].source.host_organization_lineage_names | IOP Publishing, Institute of Physics |
| locations[0].license | cc-by |
| locations[0].pdf_url | https://iopscience.iop.org/article/10.1088/1742-6596/823/1/012035/pdf |
| locations[0].version | publishedVersion |
| locations[0].raw_type | journal-article |
| locations[0].license_id | https://openalex.org/licenses/cc-by |
| locations[0].is_accepted | True |
| locations[0].is_published | True |
| locations[0].raw_source_name | Journal of Physics: Conference Series |
| locations[0].landing_page_url | https://doi.org/10.1088/1742-6596/823/1/012035 |
| indexed_in | crossref |
| authorships[0].author.id | https://openalex.org/A5103830525 |
| authorships[0].author.orcid | |
| authorships[0].author.display_name | Rasesh Dave |
| authorships[0].countries | IN |
| authorships[0].affiliations[0].institution_ids | https://openalex.org/I4210106276 |
| authorships[0].affiliations[0].raw_affiliation_string | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| authorships[0].institutions[0].id | https://openalex.org/I4210106276 |
| authorships[0].institutions[0].ror | https://ror.org/01hznc410 |
| authorships[0].institutions[0].type | facility |
| authorships[0].institutions[0].lineage | https://openalex.org/I2799351866, https://openalex.org/I3149292468, https://openalex.org/I4210106276 |
| authorships[0].institutions[0].country_code | IN |
| authorships[0].institutions[0].display_name | Institute for Plasma Research |
| authorships[0].author_position | first |
| authorships[0].raw_author_name | Rasesh Dave |
| authorships[0].is_corresponding | True |
| authorships[0].raw_affiliation_strings | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| authorships[1].author.id | https://openalex.org/A5005896567 |
| authorships[1].author.orcid | |
| authorships[1].author.display_name | Jagruti Dharangutti |
| authorships[1].countries | IN |
| authorships[1].affiliations[0].institution_ids | https://openalex.org/I165831266 |
| authorships[1].affiliations[0].raw_affiliation_string | Institute for Technology, Nirma University, S G Highway, Ahmedabad-382 481, Gujarat, India |
| authorships[1].institutions[0].id | https://openalex.org/I165831266 |
| authorships[1].institutions[0].ror | https://ror.org/05qkq7x38 |
| authorships[1].institutions[0].type | education |
| authorships[1].institutions[0].lineage | https://openalex.org/I165831266 |
| authorships[1].institutions[0].country_code | IN |
| authorships[1].institutions[0].display_name | Nirma University |
| authorships[1].author_position | middle |
| authorships[1].raw_author_name | Jagruti Dharangutti |
| authorships[1].is_corresponding | False |
| authorships[1].raw_affiliation_strings | Institute for Technology, Nirma University, S G Highway, Ahmedabad-382 481, Gujarat, India |
| authorships[2].author.id | https://openalex.org/A5101735147 |
| authorships[2].author.orcid | https://orcid.org/0000-0003-3805-0188 |
| authorships[2].author.display_name | Narinder Singh |
| authorships[2].countries | IN |
| authorships[2].affiliations[0].institution_ids | https://openalex.org/I4210106276 |
| authorships[2].affiliations[0].raw_affiliation_string | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| authorships[2].institutions[0].id | https://openalex.org/I4210106276 |
| authorships[2].institutions[0].ror | https://ror.org/01hznc410 |
| authorships[2].institutions[0].type | facility |
| authorships[2].institutions[0].lineage | https://openalex.org/I2799351866, https://openalex.org/I3149292468, https://openalex.org/I4210106276 |
| authorships[2].institutions[0].country_code | IN |
| authorships[2].institutions[0].display_name | Institute for Plasma Research |
| authorships[2].author_position | middle |
| authorships[2].raw_author_name | N P Singh |
| authorships[2].is_corresponding | False |
| authorships[2].raw_affiliation_strings | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| authorships[3].author.id | https://openalex.org/A5113805238 |
| authorships[3].author.orcid | |
| authorships[3].author.display_name | Aruna Thakar |
| authorships[3].countries | IN |
| authorships[3].affiliations[0].institution_ids | https://openalex.org/I4210106276 |
| authorships[3].affiliations[0].raw_affiliation_string | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| authorships[3].institutions[0].id | https://openalex.org/I4210106276 |
| authorships[3].institutions[0].ror | https://ror.org/01hznc410 |
| authorships[3].institutions[0].type | facility |
| authorships[3].institutions[0].lineage | https://openalex.org/I2799351866, https://openalex.org/I3149292468, https://openalex.org/I4210106276 |
| authorships[3].institutions[0].country_code | IN |
| authorships[3].institutions[0].display_name | Institute for Plasma Research |
| authorships[3].author_position | middle |
| authorships[3].raw_author_name | Aruna Thakar |
| authorships[3].is_corresponding | False |
| authorships[3].raw_affiliation_strings | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| authorships[4].author.id | https://openalex.org/A5004976412 |
| authorships[4].author.orcid | https://orcid.org/0000-0001-8515-4129 |
| authorships[4].author.display_name | H. Dhola |
| authorships[4].countries | IN |
| authorships[4].affiliations[0].institution_ids | https://openalex.org/I4210106276 |
| authorships[4].affiliations[0].raw_affiliation_string | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| authorships[4].institutions[0].id | https://openalex.org/I4210106276 |
| authorships[4].institutions[0].ror | https://ror.org/01hznc410 |
| authorships[4].institutions[0].type | facility |
| authorships[4].institutions[0].lineage | https://openalex.org/I2799351866, https://openalex.org/I3149292468, https://openalex.org/I4210106276 |
| authorships[4].institutions[0].country_code | IN |
| authorships[4].institutions[0].display_name | Institute for Plasma Research |
| authorships[4].author_position | middle |
| authorships[4].raw_author_name | Hitesh Dhola |
| authorships[4].is_corresponding | False |
| authorships[4].raw_affiliation_strings | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| authorships[5].author.id | https://openalex.org/A5110280805 |
| authorships[5].author.orcid | |
| authorships[5].author.display_name | Sandip Gajjar |
| authorships[5].countries | IN |
| authorships[5].affiliations[0].institution_ids | https://openalex.org/I4210106276 |
| authorships[5].affiliations[0].raw_affiliation_string | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| authorships[5].institutions[0].id | https://openalex.org/I4210106276 |
| authorships[5].institutions[0].ror | https://ror.org/01hznc410 |
| authorships[5].institutions[0].type | facility |
| authorships[5].institutions[0].lineage | https://openalex.org/I2799351866, https://openalex.org/I3149292468, https://openalex.org/I4210106276 |
| authorships[5].institutions[0].country_code | IN |
| authorships[5].institutions[0].display_name | Institute for Plasma Research |
| authorships[5].author_position | middle |
| authorships[5].raw_author_name | Sandip Gajjar |
| authorships[5].is_corresponding | False |
| authorships[5].raw_affiliation_strings | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| authorships[6].author.id | https://openalex.org/A5110589722 |
| authorships[6].author.orcid | |
| authorships[6].author.display_name | Darshan Parmar |
| authorships[6].countries | IN |
| authorships[6].affiliations[0].institution_ids | https://openalex.org/I4210106276 |
| authorships[6].affiliations[0].raw_affiliation_string | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| authorships[6].institutions[0].id | https://openalex.org/I4210106276 |
| authorships[6].institutions[0].ror | https://ror.org/01hznc410 |
| authorships[6].institutions[0].type | facility |
| authorships[6].institutions[0].lineage | https://openalex.org/I2799351866, https://openalex.org/I3149292468, https://openalex.org/I4210106276 |
| authorships[6].institutions[0].country_code | IN |
| authorships[6].institutions[0].display_name | Institute for Plasma Research |
| authorships[6].author_position | middle |
| authorships[6].raw_author_name | Darshan Parmar |
| authorships[6].is_corresponding | False |
| authorships[6].raw_affiliation_strings | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| authorships[7].author.id | https://openalex.org/A5047326760 |
| authorships[7].author.orcid | https://orcid.org/0000-0001-5622-9443 |
| authorships[7].author.display_name | Tanish Zaveri |
| authorships[7].countries | IN |
| authorships[7].affiliations[0].institution_ids | https://openalex.org/I165831266 |
| authorships[7].affiliations[0].raw_affiliation_string | Institute for Technology, Nirma University, S G Highway, Ahmedabad-382 481, Gujarat, India |
| authorships[7].institutions[0].id | https://openalex.org/I165831266 |
| authorships[7].institutions[0].ror | https://ror.org/05qkq7x38 |
| authorships[7].institutions[0].type | education |
| authorships[7].institutions[0].lineage | https://openalex.org/I165831266 |
| authorships[7].institutions[0].country_code | IN |
| authorships[7].institutions[0].display_name | Nirma University |
| authorships[7].author_position | middle |
| authorships[7].raw_author_name | Tanish Zaveri |
| authorships[7].is_corresponding | False |
| authorships[7].raw_affiliation_strings | Institute for Technology, Nirma University, S G Highway, Ahmedabad-382 481, Gujarat, India |
| authorships[8].author.id | https://openalex.org/A5081154001 |
| authorships[8].author.orcid | https://orcid.org/0009-0000-6707-9110 |
| authorships[8].author.display_name | U.K. Baruah |
| authorships[8].countries | IN |
| authorships[8].affiliations[0].institution_ids | https://openalex.org/I4210106276 |
| authorships[8].affiliations[0].raw_affiliation_string | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| authorships[8].institutions[0].id | https://openalex.org/I4210106276 |
| authorships[8].institutions[0].ror | https://ror.org/01hznc410 |
| authorships[8].institutions[0].type | facility |
| authorships[8].institutions[0].lineage | https://openalex.org/I2799351866, https://openalex.org/I3149292468, https://openalex.org/I4210106276 |
| authorships[8].institutions[0].country_code | IN |
| authorships[8].institutions[0].display_name | Institute for Plasma Research |
| authorships[8].author_position | last |
| authorships[8].raw_author_name | Ujjwal Baruah |
| authorships[8].is_corresponding | False |
| authorships[8].raw_affiliation_strings | ITER-India, Institute for Plasma Research, Bhat, Gandhinagar -382 428, Gujarat, India |
| has_content.pdf | True |
| has_content.grobid_xml | True |
| is_paratext | False |
| open_access.is_oa | True |
| open_access.oa_url | https://iopscience.iop.org/article/10.1088/1742-6596/823/1/012035/pdf |
| open_access.oa_status | diamond |
| open_access.any_repository_has_fulltext | False |
| created_date | 2025-10-10T00:00:00 |
| display_name | Development of control system for multi-converter High voltage Power supply using programmable SoC |
| has_fulltext | False |
| is_retracted | False |
| updated_date | 2025-11-06T03:46:38.306776 |
| primary_topic.id | https://openalex.org/T10904 |
| primary_topic.field.id | https://openalex.org/fields/17 |
| primary_topic.field.display_name | Computer Science |
| primary_topic.score | 0.9922999739646912 |
| primary_topic.domain.id | https://openalex.org/domains/3 |
| primary_topic.domain.display_name | Physical Sciences |
| primary_topic.subfield.id | https://openalex.org/subfields/1708 |
| primary_topic.subfield.display_name | Hardware and Architecture |
| primary_topic.display_name | Embedded Systems Design Techniques |
| related_works | https://openalex.org/W2376014514, https://openalex.org/W2391645806, https://openalex.org/W2080606327, https://openalex.org/W2387338363, https://openalex.org/W20937862, https://openalex.org/W2181931672, https://openalex.org/W2900802911, https://openalex.org/W2046542673, https://openalex.org/W1491775903, https://openalex.org/W2381245667 |
| cited_by_count | 2 |
| counts_by_year[0].year | 2025 |
| counts_by_year[0].cited_by_count | 1 |
| counts_by_year[1].year | 2022 |
| counts_by_year[1].cited_by_count | 1 |
| locations_count | 1 |
| best_oa_location.id | doi:10.1088/1742-6596/823/1/012035 |
| best_oa_location.is_oa | True |
| best_oa_location.source.id | https://openalex.org/S4210187594 |
| best_oa_location.source.issn | 1742-6588, 1742-6596 |
| best_oa_location.source.type | journal |
| best_oa_location.source.is_oa | True |
| best_oa_location.source.issn_l | 1742-6588 |
| best_oa_location.source.is_core | True |
| best_oa_location.source.is_in_doaj | False |
| best_oa_location.source.display_name | Journal of Physics Conference Series |
| best_oa_location.source.host_organization | https://openalex.org/P4310320083 |
| best_oa_location.source.host_organization_name | IOP Publishing |
| best_oa_location.source.host_organization_lineage | https://openalex.org/P4310320083, https://openalex.org/P4310311669 |
| best_oa_location.source.host_organization_lineage_names | IOP Publishing, Institute of Physics |
| best_oa_location.license | cc-by |
| best_oa_location.pdf_url | https://iopscience.iop.org/article/10.1088/1742-6596/823/1/012035/pdf |
| best_oa_location.version | publishedVersion |
| best_oa_location.raw_type | journal-article |
| best_oa_location.license_id | https://openalex.org/licenses/cc-by |
| best_oa_location.is_accepted | True |
| best_oa_location.is_published | True |
| best_oa_location.raw_source_name | Journal of Physics: Conference Series |
| best_oa_location.landing_page_url | https://doi.org/10.1088/1742-6596/823/1/012035 |
| primary_location.id | doi:10.1088/1742-6596/823/1/012035 |
| primary_location.is_oa | True |
| primary_location.source.id | https://openalex.org/S4210187594 |
| primary_location.source.issn | 1742-6588, 1742-6596 |
| primary_location.source.type | journal |
| primary_location.source.is_oa | True |
| primary_location.source.issn_l | 1742-6588 |
| primary_location.source.is_core | True |
| primary_location.source.is_in_doaj | False |
| primary_location.source.display_name | Journal of Physics Conference Series |
| primary_location.source.host_organization | https://openalex.org/P4310320083 |
| primary_location.source.host_organization_name | IOP Publishing |
| primary_location.source.host_organization_lineage | https://openalex.org/P4310320083, https://openalex.org/P4310311669 |
| primary_location.source.host_organization_lineage_names | IOP Publishing, Institute of Physics |
| primary_location.license | cc-by |
| primary_location.pdf_url | https://iopscience.iop.org/article/10.1088/1742-6596/823/1/012035/pdf |
| primary_location.version | publishedVersion |
| primary_location.raw_type | journal-article |
| primary_location.license_id | https://openalex.org/licenses/cc-by |
| primary_location.is_accepted | True |
| primary_location.is_published | True |
| primary_location.raw_source_name | Journal of Physics: Conference Series |
| primary_location.landing_page_url | https://doi.org/10.1088/1742-6596/823/1/012035 |
| publication_date | 2017-04-19 |
| publication_year | 2017 |
| referenced_works_count | 0 |
| abstract_inverted_index.7 | 121 |
| abstract_inverted_index.9 | 203 |
| abstract_inverted_index.a | 20, 108 |
| abstract_inverted_index.OS | 176 |
| abstract_inverted_index.PL | 189 |
| abstract_inverted_index.PS | 160, 187, 207 |
| abstract_inverted_index.RF | 12 |
| abstract_inverted_index.as | 136 |
| abstract_inverted_index.at | 153 |
| abstract_inverted_index.be | 19, 40, 99, 156 |
| abstract_inverted_index.in | 9, 88 |
| abstract_inverted_index.is | 37, 107 |
| abstract_inverted_index.of | 22, 54, 74, 82, 96, 110, 130, 138, 145, 184 |
| abstract_inverted_index.on | 57, 63, 158, 166 |
| abstract_inverted_index.to | 39, 180 |
| abstract_inverted_index.A-9 | 115 |
| abstract_inverted_index.ARM | 113 |
| abstract_inverted_index.AXI | 204 |
| abstract_inverted_index.All | 59, 103 |
| abstract_inverted_index.PL. | 159, 220 |
| abstract_inverted_index.SoC | 61 |
| abstract_inverted_index.The | 34 |
| abstract_inverted_index.and | 31, 84, 119, 148, 175, 188, 199, 214 |
| abstract_inverted_index.are | 190 |
| abstract_inverted_index.can | 98, 155 |
| abstract_inverted_index.few | 79 |
| abstract_inverted_index.for | 16, 44, 65, 78, 91 |
| abstract_inverted_index.low | 197 |
| abstract_inverted_index.met | 100 |
| abstract_inverted_index.(PS) | 118 |
| abstract_inverted_index.Dual | 111 |
| abstract_inverted_index.FPGA | 123 |
| abstract_inverted_index.HVPS | 17, 68 |
| abstract_inverted_index.High | 2 |
| abstract_inverted_index.SoC, | 105 |
| abstract_inverted_index.Such | 94 |
| abstract_inverted_index.This | 50 |
| abstract_inverted_index.Zynq | 58, 102 |
| abstract_inverted_index.core | 112 |
| abstract_inverted_index.fast | 29 |
| abstract_inverted_index.find | 7 |
| abstract_inverted_index.from | 170, 218 |
| abstract_inverted_index.full | 182 |
| abstract_inverted_index.kind | 95 |
| abstract_inverted_index.loop | 86 |
| abstract_inverted_index.must | 18 |
| abstract_inverted_index.real | 26 |
| abstract_inverted_index.such | 135 |
| abstract_inverted_index.take | 181 |
| abstract_inverted_index.that | 178 |
| abstract_inverted_index.this | 210 |
| abstract_inverted_index.time | 27 |
| abstract_inverted_index.user | 173 |
| abstract_inverted_index.with | 47, 101, 141, 150, 192, 196 |
| abstract_inverted_index.(PL). | 127 |
| abstract_inverted_index.AXI-4 | 194 |
| abstract_inverted_index.Chip) | 64 |
| abstract_inverted_index.HVPS. | 66 |
| abstract_inverted_index.Logic | 126 |
| abstract_inverted_index.Power | 4 |
| abstract_inverted_index.based | 1, 124, 165 |
| abstract_inverted_index.boots | 208 |
| abstract_inverted_index.delay | 144 |
| abstract_inverted_index.field | 167 |
| abstract_inverted_index.paper | 51 |
| abstract_inverted_index.power | 131 |
| abstract_inverted_index.range | 90, 147 |
| abstract_inverted_index.tasks | 164 |
| abstract_inverted_index.which | 106 |
| abstract_inverted_index.Cortex | 114 |
| abstract_inverted_index.System | 117 |
| abstract_inverted_index.Xilinx | 120 |
| abstract_inverted_index.allows | 179 |
| abstract_inverted_index.closed | 85 |
| abstract_inverted_index.easily | 42 |
| abstract_inverted_index.first, | 209 |
| abstract_inverted_index.future | 45 |
| abstract_inverted_index.higher | 200 |
| abstract_inverted_index.ports. | 205 |
| abstract_inverted_index.secure | 212 |
| abstract_inverted_index.series | 122 |
| abstract_inverted_index.should | 161 |
| abstract_inverted_index.supply | 132 |
| abstract_inverted_index.system | 15, 56, 134, 185 |
| abstract_inverted_index.(HVPSs) | 6 |
| abstract_inverted_index.(System | 62 |
| abstract_inverted_index.100kbps | 154 |
| abstract_inverted_index.Control | 14 |
| abstract_inverted_index.Typical | 67 |
| abstract_inverted_index.Voltage | 3 |
| abstract_inverted_index.booting | 213 |
| abstract_inverted_index.chopper | 83, 152 |
| abstract_inverted_index.control | 55, 69, 76, 87, 133, 139 |
| abstract_inverted_index.ensures | 211 |
| abstract_inverted_index.hundred | 80 |
| abstract_inverted_index.latency | 198 |
| abstract_inverted_index.minimal | 48 |
| abstract_inverted_index.numbers | 81 |
| abstract_inverted_index.on-chip | 193 |
| abstract_inverted_index.output. | 93 |
| abstract_inverted_index.precise | 75, 142 |
| abstract_inverted_index.robust, | 41 |
| abstract_inverted_index.signals | 140 |
| abstract_inverted_index.through | 202 |
| abstract_inverted_index.Supplies | 5 |
| abstract_inverted_index.chopper, | 172 |
| abstract_inverted_index.expected | 38 |
| abstract_inverted_index.external | 216 |
| abstract_inverted_index.feedback | 168 |
| abstract_inverted_index.hardware | 35 |
| abstract_inverted_index.involves | 71 |
| abstract_inverted_index.parallel | 24 |
| abstract_inverted_index.platform | 36 |
| abstract_inverted_index.prevents | 215 |
| abstract_inverted_index.received | 169 |
| abstract_inverted_index.scalable | 43 |
| abstract_inverted_index.superior | 23 |
| abstract_inverted_index.systems. | 13 |
| abstract_inverted_index.Typically | 206 |
| abstract_inverted_index.advantage | 183 |
| abstract_inverted_index.bandwidth | 201 |
| abstract_inverted_index.connected | 191 |
| abstract_inverted_index.describes | 52 |
| abstract_inverted_index.functions | 129 |
| abstract_inverted_index.implement | 162 |
| abstract_inverted_index.interface | 174, 195 |
| abstract_inverted_index.mechanism | 70 |
| abstract_inverted_index.regulated | 92 |
| abstract_inverted_index.tampering | 219 |
| abstract_inverted_index.versatile | 32 |
| abstract_inverted_index.Processing | 116 |
| abstract_inverted_index.corrective | 163 |
| abstract_inverted_index.generation | 73, 137 |
| abstract_inverted_index.individual | 151, 171 |
| abstract_inverted_index.management | 177 |
| abstract_inverted_index.nanosecond | 146 |
| abstract_inverted_index.overheads. | 49 |
| abstract_inverted_index.application | 8 |
| abstract_inverted_index.combination | 21, 109 |
| abstract_inverted_index.computation | 30 |
| abstract_inverted_index.development | 53 |
| abstract_inverted_index.environment | 217 |
| abstract_inverted_index.implemented | 157 |
| abstract_inverted_index.microsecond | 89 |
| abstract_inverted_index.processing, | 25 |
| abstract_inverted_index.Programmable | 60, 104, 125 |
| abstract_inverted_index.developments | 46 |
| abstract_inverted_index.performance, | 28 |
| abstract_inverted_index.requirements | 97 |
| abstract_inverted_index.Deterministic | 128 |
| abstract_inverted_index.accelerators, | 11 |
| abstract_inverted_index.capabilities. | 186 |
| abstract_inverted_index.communication | 149 |
| abstract_inverted_index.connectivity. | 33 |
| abstract_inverted_index.inter-channel | 143 |
| abstract_inverted_index.communication, | 72 |
| abstract_inverted_index.multi-megawatt | 10 |
| abstract_inverted_index.signals/pulses | 77 |
| abstract_inverted_index.Multi-converter | 0 |
| cited_by_percentile_year.max | 95 |
| cited_by_percentile_year.min | 89 |
| corresponding_author_ids | https://openalex.org/A5103830525 |
| countries_distinct_count | 1 |
| institutions_distinct_count | 9 |
| corresponding_institution_ids | https://openalex.org/I4210106276 |
| sustainable_development_goals[0].id | https://metadata.un.org/sdg/7 |
| sustainable_development_goals[0].score | 0.8700000047683716 |
| sustainable_development_goals[0].display_name | Affordable and clean energy |
| citation_normalized_percentile.value | 0.03501667 |
| citation_normalized_percentile.is_in_top_1_percent | False |
| citation_normalized_percentile.is_in_top_10_percent | False |