Efficient Design Approaches to Cmos Full Adder Circuits Article Swipe

View

Aibin Yan , Han Bao , Wangjin Jiang , Jie Cui , Zhengfeng Huang , Xiaoqing Wen ·

YOU? · · 2024 · Open Access · · DOI: https://doi.org/10.2139/ssrn.4774909

Related Topics

Computer Science

Electronic Circuit

Electronic Engineering

Electrical Engineering

Engineering

Concepts

Adder CMOS Computer science Electronic circuit Computer architecture Electronic engineering Electrical engineering Engineering

Metadata

Type: preprint
Language: en
Landing Page: https://doi.org/10.2139/ssrn.4774909
OA Status: green
References: 33
Related Works: 10
OpenAlex ID: https://openalex.org/W4393241442

All OpenAlex metadata

Raw OpenAlex JSON

OpenAlex ID: https://openalex.org/W4393241442

Canonical identifier for this work in OpenAlex
DOI: https://doi.org/10.2139/ssrn.4774909

Digital Object Identifier
Title: Efficient Design Approaches to Cmos Full Adder Circuits

Work title
Type: preprint

OpenAlex work type
Language: en

Primary language
Publication year: 2024

Year of publication
Publication date: 2024-01-01

Full publication date if available
Authors: Aibin Yan, Han Bao, Wangjin Jiang, Jie Cui, Zhengfeng Huang, Xiaoqing Wen

List of authors in order
Landing page: https://doi.org/10.2139/ssrn.4774909

Publisher landing page
Open access: Yes

Whether a free full text is available
OA status: green

Open access status per OpenAlex
OA URL: https://doi.org/10.2139/ssrn.4774909

Direct OA link when available
Concepts: Adder, CMOS, Computer science, Electronic circuit, Computer architecture, Electronic engineering, Electrical engineering, Engineering

Top concepts (fields/topics) attached by OpenAlex
Cited by: 0

Total citation count in OpenAlex
References (count): 33

Number of works referenced by this work
Related works (count): 10

Other works algorithmically related by OpenAlex

Full payload

id	https://openalex.org/W4393241442
doi	https://doi.org/10.2139/ssrn.4774909
ids.doi	https://doi.org/10.2139/ssrn.4774909
ids.openalex	https://openalex.org/W4393241442
fwci	0.0
type	preprint
title	Efficient Design Approaches to Cmos Full Adder Circuits
biblio.issue
biblio.volume
biblio.last_page
biblio.first_page
topics[0].id	https://openalex.org/T10363
topics[0].field.id	https://openalex.org/fields/22
topics[0].field.display_name	Engineering
topics[0].score	1.0
topics[0].domain.id	https://openalex.org/domains/3
topics[0].domain.display_name	Physical Sciences
topics[0].subfield.id	https://openalex.org/subfields/2208
topics[0].subfield.display_name	Electrical and Electronic Engineering
topics[0].display_name	Low-power high-performance VLSI design
topics[1].id	https://openalex.org/T11522
topics[1].field.id	https://openalex.org/fields/22
topics[1].field.display_name	Engineering
topics[1].score	0.9995999932289124
topics[1].domain.id	https://openalex.org/domains/3
topics[1].domain.display_name	Physical Sciences
topics[1].subfield.id	https://openalex.org/subfields/2208
topics[1].subfield.display_name	Electrical and Electronic Engineering
topics[1].display_name	VLSI and FPGA Design Techniques
topics[2].id	https://openalex.org/T10558
topics[2].field.id	https://openalex.org/fields/22
topics[2].field.display_name	Engineering
topics[2].score	0.9994999766349792
topics[2].domain.id	https://openalex.org/domains/3
topics[2].domain.display_name	Physical Sciences
topics[2].subfield.id	https://openalex.org/subfields/2208
topics[2].subfield.display_name	Electrical and Electronic Engineering
topics[2].display_name	Advancements in Semiconductor Devices and Circuit Design
is_xpac	False
apc_list
apc_paid
concepts[0].id	https://openalex.org/C164620267
concepts[0].level	3
concepts[0].score	0.8479175567626953
concepts[0].wikidata	https://www.wikidata.org/wiki/Q376953
concepts[0].display_name	Adder
concepts[1].id	https://openalex.org/C46362747
concepts[1].level	2
concepts[1].score	0.6955297589302063
concepts[1].wikidata	https://www.wikidata.org/wiki/Q173431
concepts[1].display_name	CMOS
concepts[2].id	https://openalex.org/C41008148
concepts[2].level	0
concepts[2].score	0.60634845495224
concepts[2].wikidata	https://www.wikidata.org/wiki/Q21198
concepts[2].display_name	Computer science
concepts[3].id	https://openalex.org/C134146338
concepts[3].level	2
concepts[3].score	0.4970085918903351
concepts[3].wikidata	https://www.wikidata.org/wiki/Q1815901
concepts[3].display_name	Electronic circuit
concepts[4].id	https://openalex.org/C118524514
concepts[4].level	1
concepts[4].score	0.40374937653541565
concepts[4].wikidata	https://www.wikidata.org/wiki/Q173212
concepts[4].display_name	Computer architecture
concepts[5].id	https://openalex.org/C24326235
concepts[5].level	1
concepts[5].score	0.3665408194065094
concepts[5].wikidata	https://www.wikidata.org/wiki/Q126095
concepts[5].display_name	Electronic engineering
concepts[6].id	https://openalex.org/C119599485
concepts[6].level	1
concepts[6].score	0.2202882170677185
concepts[6].wikidata	https://www.wikidata.org/wiki/Q43035
concepts[6].display_name	Electrical engineering
concepts[7].id	https://openalex.org/C127413603
concepts[7].level	0
concepts[7].score	0.18466395139694214
concepts[7].wikidata	https://www.wikidata.org/wiki/Q11023
concepts[7].display_name	Engineering
keywords[0].id	https://openalex.org/keywords/adder
keywords[0].score	0.8479175567626953
keywords[0].display_name	Adder
keywords[1].id	https://openalex.org/keywords/cmos
keywords[1].score	0.6955297589302063
keywords[1].display_name	CMOS
keywords[2].id	https://openalex.org/keywords/computer-science
keywords[2].score	0.60634845495224
keywords[2].display_name	Computer science
keywords[3].id	https://openalex.org/keywords/electronic-circuit
keywords[3].score	0.4970085918903351
keywords[3].display_name	Electronic circuit
keywords[4].id	https://openalex.org/keywords/computer-architecture
keywords[4].score	0.40374937653541565
keywords[4].display_name	Computer architecture
keywords[5].id	https://openalex.org/keywords/electronic-engineering
keywords[5].score	0.3665408194065094
keywords[5].display_name	Electronic engineering
keywords[6].id	https://openalex.org/keywords/electrical-engineering
keywords[6].score	0.2202882170677185
keywords[6].display_name	Electrical engineering
keywords[7].id	https://openalex.org/keywords/engineering
keywords[7].score	0.18466395139694214
keywords[7].display_name	Engineering
language	en
locations[0].id	doi:10.2139/ssrn.4774909
locations[0].is_oa	True
locations[0].source.id	https://openalex.org/S4210172589
locations[0].source.issn	1556-5068
locations[0].source.type	repository
locations[0].source.is_oa	True
locations[0].source.issn_l	1556-5068
locations[0].source.is_core	False
locations[0].source.is_in_doaj	False
locations[0].source.display_name	SSRN Electronic Journal
locations[0].source.host_organization	https://openalex.org/I1318003438
locations[0].source.host_organization_name	RELX Group (Netherlands)
locations[0].source.host_organization_lineage	https://openalex.org/I1318003438
locations[0].license
locations[0].pdf_url
locations[0].version	acceptedVersion
locations[0].raw_type	posted-content
locations[0].license_id
locations[0].is_accepted	True
locations[0].is_published	False
locations[0].raw_source_name
locations[0].landing_page_url	https://doi.org/10.2139/ssrn.4774909
indexed_in	crossref
authorships[0].author.id	https://openalex.org/A5072439444
authorships[0].author.orcid	https://orcid.org/0000-0003-0024-987X
authorships[0].author.display_name	Aibin Yan
authorships[0].author_position	first
authorships[0].raw_author_name	Yan, Aibin
authorships[0].is_corresponding	False
authorships[1].author.id	https://openalex.org/A5071314631
authorships[1].author.orcid	https://orcid.org/0000-0002-2329-6890
authorships[1].author.display_name	Han Bao
authorships[1].author_position	middle
authorships[1].raw_author_name	Bao, Han
authorships[1].is_corresponding	False
authorships[2].author.id	https://openalex.org/A5109713119
authorships[2].author.orcid
authorships[2].author.display_name	Wangjin Jiang
authorships[2].author_position	middle
authorships[2].raw_author_name	Jiang, Wangjin
authorships[2].is_corresponding	False
authorships[3].author.id	https://openalex.org/A5081525426
authorships[3].author.orcid	https://orcid.org/0000-0001-7258-3418
authorships[3].author.display_name	Jie Cui
authorships[3].author_position	middle
authorships[3].raw_author_name	Cui, Jie
authorships[3].is_corresponding	False
authorships[4].author.id	https://openalex.org/A5073810494
authorships[4].author.orcid	https://orcid.org/0000-0001-8695-4478
authorships[4].author.display_name	Zhengfeng Huang
authorships[4].author_position	middle
authorships[4].raw_author_name	Huang, Zhengfeng
authorships[4].is_corresponding	False
authorships[5].author.id	https://openalex.org/A5084697545
authorships[5].author.orcid	https://orcid.org/0000-0001-8305-604X
authorships[5].author.display_name	Xiaoqing Wen
authorships[5].author_position	last
authorships[5].raw_author_name	Wen, Xiaoqing
authorships[5].is_corresponding	False
has_content.pdf	False
has_content.grobid_xml	False
is_paratext	False
open_access.is_oa	True
open_access.oa_url	https://doi.org/10.2139/ssrn.4774909
open_access.oa_status	green
open_access.any_repository_has_fulltext	False
created_date	2025-10-10T00:00:00
display_name	Efficient Design Approaches to Cmos Full Adder Circuits
has_fulltext	False
is_retracted	False
updated_date	2025-11-06T03:46:38.306776
primary_topic.id	https://openalex.org/T10363
primary_topic.field.id	https://openalex.org/fields/22
primary_topic.field.display_name	Engineering
primary_topic.score	1.0
primary_topic.domain.id	https://openalex.org/domains/3
primary_topic.domain.display_name	Physical Sciences
primary_topic.subfield.id	https://openalex.org/subfields/2208
primary_topic.subfield.display_name	Electrical and Electronic Engineering
primary_topic.display_name	Low-power high-performance VLSI design
related_works	https://openalex.org/W4390550886, https://openalex.org/W3217463396, https://openalex.org/W2790557758, https://openalex.org/W2516396101, https://openalex.org/W2183015194, https://openalex.org/W2389800961, https://openalex.org/W1995389502, https://openalex.org/W2109445684, https://openalex.org/W2081082331, https://openalex.org/W4241196849
cited_by_count	0
locations_count	1
best_oa_location.id	doi:10.2139/ssrn.4774909
best_oa_location.is_oa	True
best_oa_location.source.id	https://openalex.org/S4210172589
best_oa_location.source.issn	1556-5068
best_oa_location.source.type	repository
best_oa_location.source.is_oa	True
best_oa_location.source.issn_l	1556-5068
best_oa_location.source.is_core	False
best_oa_location.source.is_in_doaj	False
best_oa_location.source.display_name	SSRN Electronic Journal
best_oa_location.source.host_organization	https://openalex.org/I1318003438
best_oa_location.source.host_organization_name	RELX Group (Netherlands)
best_oa_location.source.host_organization_lineage	https://openalex.org/I1318003438
best_oa_location.license
best_oa_location.pdf_url
best_oa_location.version	acceptedVersion
best_oa_location.raw_type	posted-content
best_oa_location.license_id
best_oa_location.is_accepted	True
best_oa_location.is_published	False
best_oa_location.raw_source_name
best_oa_location.landing_page_url	https://doi.org/10.2139/ssrn.4774909
primary_location.id	doi:10.2139/ssrn.4774909
primary_location.is_oa	True
primary_location.source.id	https://openalex.org/S4210172589
primary_location.source.issn	1556-5068
primary_location.source.type	repository
primary_location.source.is_oa	True
primary_location.source.issn_l	1556-5068
primary_location.source.is_core	False
primary_location.source.is_in_doaj	False
primary_location.source.display_name	SSRN Electronic Journal
primary_location.source.host_organization	https://openalex.org/I1318003438
primary_location.source.host_organization_name	RELX Group (Netherlands)
primary_location.source.host_organization_lineage	https://openalex.org/I1318003438
primary_location.license
primary_location.pdf_url
primary_location.version	acceptedVersion
primary_location.raw_type	posted-content
primary_location.license_id
primary_location.is_accepted	True
primary_location.is_published	False
primary_location.raw_source_name
primary_location.landing_page_url	https://doi.org/10.2139/ssrn.4774909
publication_date	2024-01-01
publication_year	2024
referenced_works	https://openalex.org/W2002533296, https://openalex.org/W1993466043, https://openalex.org/W2945794036, https://openalex.org/W2804911513, https://openalex.org/W3036827847, https://openalex.org/W2765733944, https://openalex.org/W2802516784, https://openalex.org/W2914967555, https://openalex.org/W2804278822, https://openalex.org/W6791736894, https://openalex.org/W2963082845, https://openalex.org/W2757225496, https://openalex.org/W6854754447, https://openalex.org/W2525940371, https://openalex.org/W2005865544, https://openalex.org/W3133865265, https://openalex.org/W3040981457, https://openalex.org/W1496057122, https://openalex.org/W2560114385, https://openalex.org/W2083156986, https://openalex.org/W2346541696, https://openalex.org/W2974716363, https://openalex.org/W4386361437, https://openalex.org/W6861373325, https://openalex.org/W4393099960, https://openalex.org/W4310502294, https://openalex.org/W4368227717, https://openalex.org/W4319865988, https://openalex.org/W4319430860, https://openalex.org/W4243773609, https://openalex.org/W4385079968, https://openalex.org/W3093493348, https://openalex.org/W4391877343
referenced_works_count	33
abstract_inverted_index
cited_by_percentile_year
countries_distinct_count	0
institutions_distinct_count	6
citation_normalized_percentile.value	0.0363168
citation_normalized_percentile.is_in_top_1_percent	False
citation_normalized_percentile.is_in_top_10_percent	False