Fault Identification in Modified Hybrid Digital Pulse Width Modulation using Triple Modular Redundancy Article Swipe
P. Jegadeeshwari
,
N Kirubakaran
,
S. Bharath
,
G. Nalinashini
,
G Mahalakshmi
,
Deborah Sabhan
·
YOU?
·
· 2023
· Open Access
·
· DOI: https://doi.org/10.37394/23201.2023.22.16
YOU?
·
· 2023
· Open Access
·
· DOI: https://doi.org/10.37394/23201.2023.22.16
In this paper, the fault analysis is performed for the identification in the Modified Hybrid Digital Pulse Width Modulation by making use of the Triple Modular Redundancy method. The developed algorithm is real time implemented using the Xilinx Artix 7 FPGA device. The Modified Hybrid Digital Pulse Width Modulation is designed for the purpose of minimizing the Turn-ON and Turn-OFF delays in the triggering event of the generated Digital Pulse Width Modulation. Though additional compensatory circuits are added for the delay reduction, the area utilization is still low when implemented in FPGA device. Also, the Triple Modular Redundancy consists of three times of MHDPWM signal generation to check for the fault occurrence. For the sake of validating the fault identification, the majority voter circuit is used that could find the error at the earliest. The proposed method is checked for errors by inducing within the VHDL code and trailed with multiple duty cycle values. The proposed fault identification method is validated for VLSI parameters such as area, delay and power.
Related Topics
Concepts
Metadata
- Type
- article
- Language
- en
- Landing Page
- https://doi.org/10.37394/23201.2023.22.16
- https://doi.org/10.37394/23201.2023.22.16
- OA Status
- diamond
- References
- 15
- Related Works
- 10
- OpenAlex ID
- https://openalex.org/W4390051628
All OpenAlex metadata
Raw OpenAlex JSON
- OpenAlex ID
-
https://openalex.org/W4390051628Canonical identifier for this work in OpenAlex
- DOI
-
https://doi.org/10.37394/23201.2023.22.16Digital Object Identifier
- Title
-
Fault Identification in Modified Hybrid Digital Pulse Width Modulation using Triple Modular RedundancyWork title
- Type
-
articleOpenAlex work type
- Language
-
enPrimary language
- Publication year
-
2023Year of publication
- Publication date
-
2023-12-21Full publication date if available
- Authors
-
P. Jegadeeshwari, N Kirubakaran, S. Bharath, G. Nalinashini, G Mahalakshmi, Deborah SabhanList of authors in order
- Landing page
-
https://doi.org/10.37394/23201.2023.22.16Publisher landing page
- PDF URL
-
https://doi.org/10.37394/23201.2023.22.16Direct link to full text PDF
- Open access
-
YesWhether a free full text is available
- OA status
-
diamondOpen access status per OpenAlex
- OA URL
-
https://doi.org/10.37394/23201.2023.22.16Direct OA link when available
- Concepts
-
Triple modular redundancy, Pulse-width modulation, Redundancy (engineering), Computer science, Field-programmable gate array, VHDL, Modular design, Duty cycle, Electronic engineering, Modulation (music), Embedded system, Engineering, Electrical engineering, Voltage, Philosophy, Operating system, AestheticsTop concepts (fields/topics) attached by OpenAlex
- Cited by
-
0Total citation count in OpenAlex
- References (count)
-
15Number of works referenced by this work
- Related works (count)
-
10Other works algorithmically related by OpenAlex
Full payload
| id | https://openalex.org/W4390051628 |
|---|---|
| doi | https://doi.org/10.37394/23201.2023.22.16 |
| ids.doi | https://doi.org/10.37394/23201.2023.22.16 |
| ids.openalex | https://openalex.org/W4390051628 |
| fwci | 0.0 |
| type | article |
| title | Fault Identification in Modified Hybrid Digital Pulse Width Modulation using Triple Modular Redundancy |
| biblio.issue | |
| biblio.volume | 22 |
| biblio.last_page | 151 |
| biblio.first_page | 141 |
| topics[0].id | https://openalex.org/T11005 |
| topics[0].field.id | https://openalex.org/fields/22 |
| topics[0].field.display_name | Engineering |
| topics[0].score | 0.9995999932289124 |
| topics[0].domain.id | https://openalex.org/domains/3 |
| topics[0].domain.display_name | Physical Sciences |
| topics[0].subfield.id | https://openalex.org/subfields/2208 |
| topics[0].subfield.display_name | Electrical and Electronic Engineering |
| topics[0].display_name | Radiation Effects in Electronics |
| topics[1].id | https://openalex.org/T11417 |
| topics[1].field.id | https://openalex.org/fields/22 |
| topics[1].field.display_name | Engineering |
| topics[1].score | 0.9975000023841858 |
| topics[1].domain.id | https://openalex.org/domains/3 |
| topics[1].domain.display_name | Physical Sciences |
| topics[1].subfield.id | https://openalex.org/subfields/2208 |
| topics[1].subfield.display_name | Electrical and Electronic Engineering |
| topics[1].display_name | Advancements in PLL and VCO Technologies |
| topics[2].id | https://openalex.org/T11032 |
| topics[2].field.id | https://openalex.org/fields/17 |
| topics[2].field.display_name | Computer Science |
| topics[2].score | 0.9970999956130981 |
| topics[2].domain.id | https://openalex.org/domains/3 |
| topics[2].domain.display_name | Physical Sciences |
| topics[2].subfield.id | https://openalex.org/subfields/1708 |
| topics[2].subfield.display_name | Hardware and Architecture |
| topics[2].display_name | VLSI and Analog Circuit Testing |
| is_xpac | False |
| apc_list | |
| apc_paid | |
| concepts[0].id | https://openalex.org/C196371267 |
| concepts[0].level | 3 |
| concepts[0].score | 0.6978120803833008 |
| concepts[0].wikidata | https://www.wikidata.org/wiki/Q3998979 |
| concepts[0].display_name | Triple modular redundancy |
| concepts[1].id | https://openalex.org/C92746544 |
| concepts[1].level | 3 |
| concepts[1].score | 0.6718001365661621 |
| concepts[1].wikidata | https://www.wikidata.org/wiki/Q585184 |
| concepts[1].display_name | Pulse-width modulation |
| concepts[2].id | https://openalex.org/C152124472 |
| concepts[2].level | 2 |
| concepts[2].score | 0.6368521451950073 |
| concepts[2].wikidata | https://www.wikidata.org/wiki/Q1204361 |
| concepts[2].display_name | Redundancy (engineering) |
| concepts[3].id | https://openalex.org/C41008148 |
| concepts[3].level | 0 |
| concepts[3].score | 0.6015428304672241 |
| concepts[3].wikidata | https://www.wikidata.org/wiki/Q21198 |
| concepts[3].display_name | Computer science |
| concepts[4].id | https://openalex.org/C42935608 |
| concepts[4].level | 2 |
| concepts[4].score | 0.6001453399658203 |
| concepts[4].wikidata | https://www.wikidata.org/wiki/Q190411 |
| concepts[4].display_name | Field-programmable gate array |
| concepts[5].id | https://openalex.org/C36941000 |
| concepts[5].level | 3 |
| concepts[5].score | 0.5743019580841064 |
| concepts[5].wikidata | https://www.wikidata.org/wiki/Q209455 |
| concepts[5].display_name | VHDL |
| concepts[6].id | https://openalex.org/C101468663 |
| concepts[6].level | 2 |
| concepts[6].score | 0.562170147895813 |
| concepts[6].wikidata | https://www.wikidata.org/wiki/Q1620158 |
| concepts[6].display_name | Modular design |
| concepts[7].id | https://openalex.org/C199822604 |
| concepts[7].level | 3 |
| concepts[7].score | 0.5570192337036133 |
| concepts[7].wikidata | https://www.wikidata.org/wiki/Q557120 |
| concepts[7].display_name | Duty cycle |
| concepts[8].id | https://openalex.org/C24326235 |
| concepts[8].level | 1 |
| concepts[8].score | 0.5125381946563721 |
| concepts[8].wikidata | https://www.wikidata.org/wiki/Q126095 |
| concepts[8].display_name | Electronic engineering |
| concepts[9].id | https://openalex.org/C123079801 |
| concepts[9].level | 2 |
| concepts[9].score | 0.43553879857063293 |
| concepts[9].wikidata | https://www.wikidata.org/wiki/Q750240 |
| concepts[9].display_name | Modulation (music) |
| concepts[10].id | https://openalex.org/C149635348 |
| concepts[10].level | 1 |
| concepts[10].score | 0.33333301544189453 |
| concepts[10].wikidata | https://www.wikidata.org/wiki/Q193040 |
| concepts[10].display_name | Embedded system |
| concepts[11].id | https://openalex.org/C127413603 |
| concepts[11].level | 0 |
| concepts[11].score | 0.2410147488117218 |
| concepts[11].wikidata | https://www.wikidata.org/wiki/Q11023 |
| concepts[11].display_name | Engineering |
| concepts[12].id | https://openalex.org/C119599485 |
| concepts[12].level | 1 |
| concepts[12].score | 0.15763011574745178 |
| concepts[12].wikidata | https://www.wikidata.org/wiki/Q43035 |
| concepts[12].display_name | Electrical engineering |
| concepts[13].id | https://openalex.org/C165801399 |
| concepts[13].level | 2 |
| concepts[13].score | 0.126966655254364 |
| concepts[13].wikidata | https://www.wikidata.org/wiki/Q25428 |
| concepts[13].display_name | Voltage |
| concepts[14].id | https://openalex.org/C138885662 |
| concepts[14].level | 0 |
| concepts[14].score | 0.0 |
| concepts[14].wikidata | https://www.wikidata.org/wiki/Q5891 |
| concepts[14].display_name | Philosophy |
| concepts[15].id | https://openalex.org/C111919701 |
| concepts[15].level | 1 |
| concepts[15].score | 0.0 |
| concepts[15].wikidata | https://www.wikidata.org/wiki/Q9135 |
| concepts[15].display_name | Operating system |
| concepts[16].id | https://openalex.org/C107038049 |
| concepts[16].level | 1 |
| concepts[16].score | 0.0 |
| concepts[16].wikidata | https://www.wikidata.org/wiki/Q35986 |
| concepts[16].display_name | Aesthetics |
| keywords[0].id | https://openalex.org/keywords/triple-modular-redundancy |
| keywords[0].score | 0.6978120803833008 |
| keywords[0].display_name | Triple modular redundancy |
| keywords[1].id | https://openalex.org/keywords/pulse-width-modulation |
| keywords[1].score | 0.6718001365661621 |
| keywords[1].display_name | Pulse-width modulation |
| keywords[2].id | https://openalex.org/keywords/redundancy |
| keywords[2].score | 0.6368521451950073 |
| keywords[2].display_name | Redundancy (engineering) |
| keywords[3].id | https://openalex.org/keywords/computer-science |
| keywords[3].score | 0.6015428304672241 |
| keywords[3].display_name | Computer science |
| keywords[4].id | https://openalex.org/keywords/field-programmable-gate-array |
| keywords[4].score | 0.6001453399658203 |
| keywords[4].display_name | Field-programmable gate array |
| keywords[5].id | https://openalex.org/keywords/vhdl |
| keywords[5].score | 0.5743019580841064 |
| keywords[5].display_name | VHDL |
| keywords[6].id | https://openalex.org/keywords/modular-design |
| keywords[6].score | 0.562170147895813 |
| keywords[6].display_name | Modular design |
| keywords[7].id | https://openalex.org/keywords/duty-cycle |
| keywords[7].score | 0.5570192337036133 |
| keywords[7].display_name | Duty cycle |
| keywords[8].id | https://openalex.org/keywords/electronic-engineering |
| keywords[8].score | 0.5125381946563721 |
| keywords[8].display_name | Electronic engineering |
| keywords[9].id | https://openalex.org/keywords/modulation |
| keywords[9].score | 0.43553879857063293 |
| keywords[9].display_name | Modulation (music) |
| keywords[10].id | https://openalex.org/keywords/embedded-system |
| keywords[10].score | 0.33333301544189453 |
| keywords[10].display_name | Embedded system |
| keywords[11].id | https://openalex.org/keywords/engineering |
| keywords[11].score | 0.2410147488117218 |
| keywords[11].display_name | Engineering |
| keywords[12].id | https://openalex.org/keywords/electrical-engineering |
| keywords[12].score | 0.15763011574745178 |
| keywords[12].display_name | Electrical engineering |
| keywords[13].id | https://openalex.org/keywords/voltage |
| keywords[13].score | 0.126966655254364 |
| keywords[13].display_name | Voltage |
| language | en |
| locations[0].id | doi:10.37394/23201.2023.22.16 |
| locations[0].is_oa | True |
| locations[0].source.id | https://openalex.org/S4210215710 |
| locations[0].source.issn | 1109-2734, 2224-266X |
| locations[0].source.type | journal |
| locations[0].source.is_oa | True |
| locations[0].source.issn_l | 1109-2734 |
| locations[0].source.is_core | True |
| locations[0].source.is_in_doaj | False |
| locations[0].source.display_name | WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS |
| locations[0].source.host_organization | https://openalex.org/P4310320666 |
| locations[0].source.host_organization_name | World Scientific and Engineering Academy and Society |
| locations[0].source.host_organization_lineage | https://openalex.org/P4310320666 |
| locations[0].source.host_organization_lineage_names | World Scientific and Engineering Academy and Society |
| locations[0].license | |
| locations[0].pdf_url | https://doi.org/10.37394/23201.2023.22.16 |
| locations[0].version | publishedVersion |
| locations[0].raw_type | journal-article |
| locations[0].license_id | |
| locations[0].is_accepted | True |
| locations[0].is_published | True |
| locations[0].raw_source_name | WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS |
| locations[0].landing_page_url | https://doi.org/10.37394/23201.2023.22.16 |
| indexed_in | crossref |
| authorships[0].author.id | https://openalex.org/A5022765784 |
| authorships[0].author.orcid | |
| authorships[0].author.display_name | P. Jegadeeshwari |
| authorships[0].countries | IN |
| authorships[0].affiliations[0].institution_ids | https://openalex.org/I19926482 |
| authorships[0].affiliations[0].raw_affiliation_string | Department of Electronics and Communication Engineering, Dr .MGR Research and Educational Institute, Tamil Nadu, INDIA |
| authorships[0].institutions[0].id | https://openalex.org/I19926482 |
| authorships[0].institutions[0].ror | https://ror.org/053hsst90 |
| authorships[0].institutions[0].type | education |
| authorships[0].institutions[0].lineage | https://openalex.org/I19926482 |
| authorships[0].institutions[0].country_code | IN |
| authorships[0].institutions[0].display_name | Dr. M.G.R. Educational and Research Institute |
| authorships[0].author_position | first |
| authorships[0].raw_author_name | P. Jegadeeshwari |
| authorships[0].is_corresponding | False |
| authorships[0].raw_affiliation_strings | Department of Electronics and Communication Engineering, Dr .MGR Research and Educational Institute, Tamil Nadu, INDIA |
| authorships[1].author.id | https://openalex.org/A5009797581 |
| authorships[1].author.orcid | |
| authorships[1].author.display_name | N Kirubakaran |
| authorships[1].affiliations[0].raw_affiliation_string | Department of Computer Science and Business Science, Chennai Institute of Technology, Tamil Nadu, INDIA |
| authorships[1].author_position | middle |
| authorships[1].raw_author_name | N. Kirubakaran |
| authorships[1].is_corresponding | False |
| authorships[1].raw_affiliation_strings | Department of Computer Science and Business Science, Chennai Institute of Technology, Tamil Nadu, INDIA |
| authorships[2].author.id | https://openalex.org/A5111761013 |
| authorships[2].author.orcid | |
| authorships[2].author.display_name | S. Bharath |
| authorships[2].affiliations[0].raw_affiliation_string | Department of Electronics and Communication Engineering, Rajalakshmi Institute of Technology, Tamil Nadu, INDIA |
| authorships[2].author_position | middle |
| authorships[2].raw_author_name | S. Bharath |
| authorships[2].is_corresponding | False |
| authorships[2].raw_affiliation_strings | Department of Electronics and Communication Engineering, Rajalakshmi Institute of Technology, Tamil Nadu, INDIA |
| authorships[3].author.id | https://openalex.org/A5071209834 |
| authorships[3].author.orcid | |
| authorships[3].author.display_name | G. Nalinashini |
| authorships[3].countries | IN |
| authorships[3].affiliations[0].institution_ids | https://openalex.org/I19926482 |
| authorships[3].affiliations[0].raw_affiliation_string | Department of Electronics and Communication Engineering, Dr .MGR Research and Educational Institute, Tamil Nadu, INDIA |
| authorships[3].institutions[0].id | https://openalex.org/I19926482 |
| authorships[3].institutions[0].ror | https://ror.org/053hsst90 |
| authorships[3].institutions[0].type | education |
| authorships[3].institutions[0].lineage | https://openalex.org/I19926482 |
| authorships[3].institutions[0].country_code | IN |
| authorships[3].institutions[0].display_name | Dr. M.G.R. Educational and Research Institute |
| authorships[3].author_position | middle |
| authorships[3].raw_author_name | G. Nalinashini |
| authorships[3].is_corresponding | False |
| authorships[3].raw_affiliation_strings | Department of Electronics and Communication Engineering, Dr .MGR Research and Educational Institute, Tamil Nadu, INDIA |
| authorships[4].author.id | https://openalex.org/A5101963120 |
| authorships[4].author.orcid | |
| authorships[4].author.display_name | G Mahalakshmi |
| authorships[4].affiliations[0].raw_affiliation_string | Department of Electronics and Communication Engineering CK College of Engineering and Technology, Tamil Nadu, INDIA |
| authorships[4].author_position | middle |
| authorships[4].raw_author_name | G. Mahalakshmi |
| authorships[4].is_corresponding | False |
| authorships[4].raw_affiliation_strings | Department of Electronics and Communication Engineering CK College of Engineering and Technology, Tamil Nadu, INDIA |
| authorships[5].author.id | https://openalex.org/A5041221227 |
| authorships[5].author.orcid | |
| authorships[5].author.display_name | Deborah Sabhan |
| authorships[5].countries | IN |
| authorships[5].affiliations[0].institution_ids | https://openalex.org/I19926482 |
| authorships[5].affiliations[0].raw_affiliation_string | Department of Electronics and Communication Engineering, Dr .MGR Research and Educational Institute, Tamil Nadu, INDIA |
| authorships[5].institutions[0].id | https://openalex.org/I19926482 |
| authorships[5].institutions[0].ror | https://ror.org/053hsst90 |
| authorships[5].institutions[0].type | education |
| authorships[5].institutions[0].lineage | https://openalex.org/I19926482 |
| authorships[5].institutions[0].country_code | IN |
| authorships[5].institutions[0].display_name | Dr. M.G.R. Educational and Research Institute |
| authorships[5].author_position | last |
| authorships[5].raw_author_name | Deborah Sabhan |
| authorships[5].is_corresponding | False |
| authorships[5].raw_affiliation_strings | Department of Electronics and Communication Engineering, Dr .MGR Research and Educational Institute, Tamil Nadu, INDIA |
| has_content.pdf | True |
| has_content.grobid_xml | True |
| is_paratext | False |
| open_access.is_oa | True |
| open_access.oa_url | https://doi.org/10.37394/23201.2023.22.16 |
| open_access.oa_status | diamond |
| open_access.any_repository_has_fulltext | False |
| created_date | 2025-10-10T00:00:00 |
| display_name | Fault Identification in Modified Hybrid Digital Pulse Width Modulation using Triple Modular Redundancy |
| has_fulltext | True |
| is_retracted | False |
| updated_date | 2025-11-06T03:46:38.306776 |
| primary_topic.id | https://openalex.org/T11005 |
| primary_topic.field.id | https://openalex.org/fields/22 |
| primary_topic.field.display_name | Engineering |
| primary_topic.score | 0.9995999932289124 |
| primary_topic.domain.id | https://openalex.org/domains/3 |
| primary_topic.domain.display_name | Physical Sciences |
| primary_topic.subfield.id | https://openalex.org/subfields/2208 |
| primary_topic.subfield.display_name | Electrical and Electronic Engineering |
| primary_topic.display_name | Radiation Effects in Electronics |
| related_works | https://openalex.org/W58658798, https://openalex.org/W3114375939, https://openalex.org/W1918404916, https://openalex.org/W3008821054, https://openalex.org/W2797678940, https://openalex.org/W2943183667, https://openalex.org/W2759696718, https://openalex.org/W4301864333, https://openalex.org/W2359816675, https://openalex.org/W2392249189 |
| cited_by_count | 0 |
| locations_count | 1 |
| best_oa_location.id | doi:10.37394/23201.2023.22.16 |
| best_oa_location.is_oa | True |
| best_oa_location.source.id | https://openalex.org/S4210215710 |
| best_oa_location.source.issn | 1109-2734, 2224-266X |
| best_oa_location.source.type | journal |
| best_oa_location.source.is_oa | True |
| best_oa_location.source.issn_l | 1109-2734 |
| best_oa_location.source.is_core | True |
| best_oa_location.source.is_in_doaj | False |
| best_oa_location.source.display_name | WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS |
| best_oa_location.source.host_organization | https://openalex.org/P4310320666 |
| best_oa_location.source.host_organization_name | World Scientific and Engineering Academy and Society |
| best_oa_location.source.host_organization_lineage | https://openalex.org/P4310320666 |
| best_oa_location.source.host_organization_lineage_names | World Scientific and Engineering Academy and Society |
| best_oa_location.license | |
| best_oa_location.pdf_url | https://doi.org/10.37394/23201.2023.22.16 |
| best_oa_location.version | publishedVersion |
| best_oa_location.raw_type | journal-article |
| best_oa_location.license_id | |
| best_oa_location.is_accepted | True |
| best_oa_location.is_published | True |
| best_oa_location.raw_source_name | WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS |
| best_oa_location.landing_page_url | https://doi.org/10.37394/23201.2023.22.16 |
| primary_location.id | doi:10.37394/23201.2023.22.16 |
| primary_location.is_oa | True |
| primary_location.source.id | https://openalex.org/S4210215710 |
| primary_location.source.issn | 1109-2734, 2224-266X |
| primary_location.source.type | journal |
| primary_location.source.is_oa | True |
| primary_location.source.issn_l | 1109-2734 |
| primary_location.source.is_core | True |
| primary_location.source.is_in_doaj | False |
| primary_location.source.display_name | WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS |
| primary_location.source.host_organization | https://openalex.org/P4310320666 |
| primary_location.source.host_organization_name | World Scientific and Engineering Academy and Society |
| primary_location.source.host_organization_lineage | https://openalex.org/P4310320666 |
| primary_location.source.host_organization_lineage_names | World Scientific and Engineering Academy and Society |
| primary_location.license | |
| primary_location.pdf_url | https://doi.org/10.37394/23201.2023.22.16 |
| primary_location.version | publishedVersion |
| primary_location.raw_type | journal-article |
| primary_location.license_id | |
| primary_location.is_accepted | True |
| primary_location.is_published | True |
| primary_location.raw_source_name | WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS |
| primary_location.landing_page_url | https://doi.org/10.37394/23201.2023.22.16 |
| publication_date | 2023-12-21 |
| publication_year | 2023 |
| referenced_works | https://openalex.org/W2940667434, https://openalex.org/W3152564410, https://openalex.org/W2984745851, https://openalex.org/W2920912081, https://openalex.org/W3046059425, https://openalex.org/W570149829, https://openalex.org/W2750716807, https://openalex.org/W2332893655, https://openalex.org/W2944041481, https://openalex.org/W2993768231, https://openalex.org/W3163010582, https://openalex.org/W4232104079, https://openalex.org/W3097087999, https://openalex.org/W2938614245, https://openalex.org/W3174715580 |
| referenced_works_count | 15 |
| abstract_inverted_index.7 | 39 |
| abstract_inverted_index.In | 0 |
| abstract_inverted_index.as | 165 |
| abstract_inverted_index.at | 131 |
| abstract_inverted_index.by | 19, 141 |
| abstract_inverted_index.in | 11, 61, 90 |
| abstract_inverted_index.is | 6, 31, 49, 85, 124, 137, 159 |
| abstract_inverted_index.of | 22, 54, 65, 99, 102, 115 |
| abstract_inverted_index.to | 106 |
| abstract_inverted_index.For | 112 |
| abstract_inverted_index.The | 28, 42, 134, 154 |
| abstract_inverted_index.and | 58, 147, 168 |
| abstract_inverted_index.are | 76 |
| abstract_inverted_index.for | 8, 51, 78, 108, 139, 161 |
| abstract_inverted_index.low | 87 |
| abstract_inverted_index.the | 3, 9, 12, 23, 36, 52, 56, 62, 66, 79, 82, 94, 109, 113, 117, 120, 129, 132, 144 |
| abstract_inverted_index.use | 21 |
| abstract_inverted_index.FPGA | 40, 91 |
| abstract_inverted_index.VHDL | 145 |
| abstract_inverted_index.VLSI | 162 |
| abstract_inverted_index.area | 83 |
| abstract_inverted_index.code | 146 |
| abstract_inverted_index.duty | 151 |
| abstract_inverted_index.find | 128 |
| abstract_inverted_index.real | 32 |
| abstract_inverted_index.sake | 114 |
| abstract_inverted_index.such | 164 |
| abstract_inverted_index.that | 126 |
| abstract_inverted_index.this | 1 |
| abstract_inverted_index.time | 33 |
| abstract_inverted_index.used | 125 |
| abstract_inverted_index.when | 88 |
| abstract_inverted_index.with | 149 |
| abstract_inverted_index.Also, | 93 |
| abstract_inverted_index.Artix | 38 |
| abstract_inverted_index.Pulse | 16, 46, 69 |
| abstract_inverted_index.Width | 17, 47, 70 |
| abstract_inverted_index.added | 77 |
| abstract_inverted_index.area, | 166 |
| abstract_inverted_index.check | 107 |
| abstract_inverted_index.could | 127 |
| abstract_inverted_index.cycle | 152 |
| abstract_inverted_index.delay | 80, 167 |
| abstract_inverted_index.error | 130 |
| abstract_inverted_index.event | 64 |
| abstract_inverted_index.fault | 4, 110, 118, 156 |
| abstract_inverted_index.still | 86 |
| abstract_inverted_index.three | 100 |
| abstract_inverted_index.times | 101 |
| abstract_inverted_index.using | 35 |
| abstract_inverted_index.voter | 122 |
| abstract_inverted_index.Hybrid | 14, 44 |
| abstract_inverted_index.MHDPWM | 103 |
| abstract_inverted_index.Though | 72 |
| abstract_inverted_index.Triple | 24, 95 |
| abstract_inverted_index.Xilinx | 37 |
| abstract_inverted_index.delays | 60 |
| abstract_inverted_index.errors | 140 |
| abstract_inverted_index.making | 20 |
| abstract_inverted_index.method | 136, 158 |
| abstract_inverted_index.paper, | 2 |
| abstract_inverted_index.power. | 169 |
| abstract_inverted_index.signal | 104 |
| abstract_inverted_index.within | 143 |
| abstract_inverted_index.Digital | 15, 45, 68 |
| abstract_inverted_index.Modular | 25, 96 |
| abstract_inverted_index.Turn-ON | 57 |
| abstract_inverted_index.checked | 138 |
| abstract_inverted_index.circuit | 123 |
| abstract_inverted_index.device. | 41, 92 |
| abstract_inverted_index.method. | 27 |
| abstract_inverted_index.purpose | 53 |
| abstract_inverted_index.trailed | 148 |
| abstract_inverted_index.values. | 153 |
| abstract_inverted_index.Modified | 13, 43 |
| abstract_inverted_index.Turn-OFF | 59 |
| abstract_inverted_index.analysis | 5 |
| abstract_inverted_index.circuits | 75 |
| abstract_inverted_index.consists | 98 |
| abstract_inverted_index.designed | 50 |
| abstract_inverted_index.inducing | 142 |
| abstract_inverted_index.majority | 121 |
| abstract_inverted_index.multiple | 150 |
| abstract_inverted_index.proposed | 135, 155 |
| abstract_inverted_index.algorithm | 30 |
| abstract_inverted_index.developed | 29 |
| abstract_inverted_index.earliest. | 133 |
| abstract_inverted_index.generated | 67 |
| abstract_inverted_index.performed | 7 |
| abstract_inverted_index.validated | 160 |
| abstract_inverted_index.Modulation | 18, 48 |
| abstract_inverted_index.Redundancy | 26, 97 |
| abstract_inverted_index.additional | 73 |
| abstract_inverted_index.generation | 105 |
| abstract_inverted_index.minimizing | 55 |
| abstract_inverted_index.parameters | 163 |
| abstract_inverted_index.reduction, | 81 |
| abstract_inverted_index.triggering | 63 |
| abstract_inverted_index.validating | 116 |
| abstract_inverted_index.Modulation. | 71 |
| abstract_inverted_index.implemented | 34, 89 |
| abstract_inverted_index.occurrence. | 111 |
| abstract_inverted_index.utilization | 84 |
| abstract_inverted_index.compensatory | 74 |
| abstract_inverted_index.identification | 10, 157 |
| abstract_inverted_index.identification, | 119 |
| cited_by_percentile_year | |
| countries_distinct_count | 1 |
| institutions_distinct_count | 6 |
| sustainable_development_goals[0].id | https://metadata.un.org/sdg/16 |
| sustainable_development_goals[0].score | 0.7300000190734863 |
| sustainable_development_goals[0].display_name | Peace, Justice and strong institutions |
| citation_normalized_percentile.value | 0.19569118 |
| citation_normalized_percentile.is_in_top_1_percent | False |
| citation_normalized_percentile.is_in_top_10_percent | False |