Matrix Multiplication Using Only Addition Article Swipe

PDF

Related Concepts

Multiplier (economics) Matrix multiplication Speedup Computer science Scalar multiplication Parallel computing Matrix (chemical analysis) Multiplication (music) Chip Arithmetic Scalar (mathematics) Algorithm Mathematics Physics Telecommunications Geometry Quantum mechanics Macroeconomics Economics Quantum Combinatorics Composite material Materials science

Daniel Cussen , Jeffrey D. Ullman ·

YOU? · · 2023 · Open Access · · DOI: https://doi.org/10.48550/arxiv.2307.01415 · OA: W4383468880

Matrix multiplication consumes a large fraction of the time taken in many machine-learning algorithms. Thus, accelerator chips that perform matrix multiplication faster than conventional processors or even GPU's are of increasing interest. In this paper, we demonstrate a method of performing matrix multiplication without a scalar multiplier circuit. In many cases of practical interest, only a single addition and a single on-chip copy operation are needed to replace a multiplication. It thus becomes possible to design a matrix-multiplier chip that, because it does not need time, space- and energy-consuming multiplier circuits, can hold many more processors, and thus provide a net speedup.