Piano: A Multi-Constraint Pin Assignment-Aware Floorplanner Article Swipe
YOU?
·
· 2025
· Open Access
·
Floorplanning is a critical step in VLSI physical design, increasingly complicated by modern constraints such as fixed-outline requirements, whitespace removal, and the presence of pre-placed modules. In addition, the assignment of pins on module boundaries significantly impacts the performance of subsequent stages, including detailed placement and routing. However, traditional floorplanners often overlook pin assignment with modern constraints during the floorplanning stage. In this work, we introduce Piano, a floorplanning framework that simultaneously optimizes module placement and pin assignment under multiple constraints. Specifically, we construct a graph based on the geometric relationships among modules and their netlist connections, then iteratively search for shortest paths to determine pin assignments. This graph-based method also enables accurate evaluation of feedthrough and unplaced pins, thereby guiding overall layout quality. To further improve the design, we adopt a whitespace removal strategy and employ three local optimizers to enhance layout metrics under multi-constraint scenarios. Experimental results on widely used benchmark circuits demonstrate that Piano achieves an average 6.81% reduction in HPWL, a 13.39% decrease in feedthrough wirelength, a 16.36% reduction in the number of feedthrough modules, and a 21.21% drop in unplaced pins, while maintaining zero whitespace.
Related Topics
- Type
- article
- Language
- en
- Landing Page
- http://arxiv.org/abs/2508.13161
- https://arxiv.org/pdf/2508.13161
- OA Status
- green
- OpenAlex ID
- https://openalex.org/W4414530089
Raw OpenAlex JSON
- OpenAlex ID
-
https://openalex.org/W4414530089Canonical identifier for this work in OpenAlex
- Title
-
Piano: A Multi-Constraint Pin Assignment-Aware FloorplannerWork title
- Type
-
articleOpenAlex work type
- Language
-
enPrimary language
- Publication year
-
2025Year of publication
- Publication date
-
2025-07-20Full publication date if available
- Authors
-
Zeshui Xu, Kexin Zhou, Jie Wang, Zijie Geng, Siyuan Xu, Shixiong Kai, Mingxuan Yuan, Feng WuList of authors in order
- Landing page
-
https://arxiv.org/abs/2508.13161Publisher landing page
- PDF URL
-
https://arxiv.org/pdf/2508.13161Direct link to full text PDF
- Open access
-
YesWhether a free full text is available
- OA status
-
greenOpen access status per OpenAlex
- OA URL
-
https://arxiv.org/pdf/2508.13161Direct OA link when available
- Cited by
-
0Total citation count in OpenAlex
Full payload
| id | https://openalex.org/W4414530089 |
|---|---|
| doi | |
| ids.openalex | https://openalex.org/W4414530089 |
| fwci | 0.0 |
| type | article |
| title | Piano: A Multi-Constraint Pin Assignment-Aware Floorplanner |
| biblio.issue | |
| biblio.volume | |
| biblio.last_page | |
| biblio.first_page | |
| topics[0].id | https://openalex.org/T11522 |
| topics[0].field.id | https://openalex.org/fields/22 |
| topics[0].field.display_name | Engineering |
| topics[0].score | 0.9937999844551086 |
| topics[0].domain.id | https://openalex.org/domains/3 |
| topics[0].domain.display_name | Physical Sciences |
| topics[0].subfield.id | https://openalex.org/subfields/2208 |
| topics[0].subfield.display_name | Electrical and Electronic Engineering |
| topics[0].display_name | VLSI and FPGA Design Techniques |
| topics[1].id | https://openalex.org/T11349 |
| topics[1].field.id | https://openalex.org/fields/17 |
| topics[1].field.display_name | Computer Science |
| topics[1].score | 0.9729999899864197 |
| topics[1].domain.id | https://openalex.org/domains/3 |
| topics[1].domain.display_name | Physical Sciences |
| topics[1].subfield.id | https://openalex.org/subfields/1707 |
| topics[1].subfield.display_name | Computer Vision and Pattern Recognition |
| topics[1].display_name | Music Technology and Sound Studies |
| topics[2].id | https://openalex.org/T13518 |
| topics[2].field.id | https://openalex.org/fields/22 |
| topics[2].field.display_name | Engineering |
| topics[2].score | 0.954200029373169 |
| topics[2].domain.id | https://openalex.org/domains/3 |
| topics[2].domain.display_name | Physical Sciences |
| topics[2].subfield.id | https://openalex.org/subfields/2216 |
| topics[2].subfield.display_name | Architecture |
| topics[2].display_name | Architecture and Computational Design |
| is_xpac | False |
| apc_list | |
| apc_paid | |
| language | en |
| locations[0].id | pmh:oai:arXiv.org:2508.13161 |
| locations[0].is_oa | True |
| locations[0].source.id | https://openalex.org/S4306400194 |
| locations[0].source.issn | |
| locations[0].source.type | repository |
| locations[0].source.is_oa | True |
| locations[0].source.issn_l | |
| locations[0].source.is_core | False |
| locations[0].source.is_in_doaj | False |
| locations[0].source.display_name | arXiv (Cornell University) |
| locations[0].source.host_organization | https://openalex.org/I205783295 |
| locations[0].source.host_organization_name | Cornell University |
| locations[0].source.host_organization_lineage | https://openalex.org/I205783295 |
| locations[0].license | |
| locations[0].pdf_url | https://arxiv.org/pdf/2508.13161 |
| locations[0].version | submittedVersion |
| locations[0].raw_type | text |
| locations[0].license_id | |
| locations[0].is_accepted | False |
| locations[0].is_published | False |
| locations[0].raw_source_name | |
| locations[0].landing_page_url | http://arxiv.org/abs/2508.13161 |
| indexed_in | arxiv |
| authorships[0].author.id | https://openalex.org/A5100437308 |
| authorships[0].author.orcid | https://orcid.org/0000-0003-3547-2908 |
| authorships[0].author.display_name | Zeshui Xu |
| authorships[0].author_position | first |
| authorships[0].raw_author_name | Xu, Zhexuan |
| authorships[0].is_corresponding | False |
| authorships[1].author.id | https://openalex.org/A5109378792 |
| authorships[1].author.orcid | |
| authorships[1].author.display_name | Kexin Zhou |
| authorships[1].author_position | middle |
| authorships[1].raw_author_name | Zhou, Kexin |
| authorships[1].is_corresponding | False |
| authorships[2].author.id | https://openalex.org/A5113749340 |
| authorships[2].author.orcid | https://orcid.org/0000-0001-5949-1906 |
| authorships[2].author.display_name | Jie Wang |
| authorships[2].author_position | middle |
| authorships[2].raw_author_name | Wang, Jie |
| authorships[2].is_corresponding | False |
| authorships[3].author.id | https://openalex.org/A5027520909 |
| authorships[3].author.orcid | |
| authorships[3].author.display_name | Zijie Geng |
| authorships[3].author_position | middle |
| authorships[3].raw_author_name | Geng, Zijie |
| authorships[3].is_corresponding | False |
| authorships[4].author.id | https://openalex.org/A5101819650 |
| authorships[4].author.orcid | https://orcid.org/0000-0001-6239-6774 |
| authorships[4].author.display_name | Siyuan Xu |
| authorships[4].author_position | middle |
| authorships[4].raw_author_name | Xu, Siyuan |
| authorships[4].is_corresponding | False |
| authorships[5].author.id | https://openalex.org/A5026005890 |
| authorships[5].author.orcid | |
| authorships[5].author.display_name | Shixiong Kai |
| authorships[5].author_position | middle |
| authorships[5].raw_author_name | Kai, Shixiong |
| authorships[5].is_corresponding | False |
| authorships[6].author.id | https://openalex.org/A5078949174 |
| authorships[6].author.orcid | https://orcid.org/0000-0002-2236-8784 |
| authorships[6].author.display_name | Mingxuan Yuan |
| authorships[6].author_position | middle |
| authorships[6].raw_author_name | Yuan, Mingxuan |
| authorships[6].is_corresponding | False |
| authorships[7].author.id | https://openalex.org/A5100625579 |
| authorships[7].author.orcid | https://orcid.org/0000-0002-0842-8728 |
| authorships[7].author.display_name | Feng Wu |
| authorships[7].author_position | last |
| authorships[7].raw_author_name | Wu, Feng |
| authorships[7].is_corresponding | False |
| has_content.pdf | False |
| has_content.grobid_xml | False |
| is_paratext | False |
| open_access.is_oa | True |
| open_access.oa_url | https://arxiv.org/pdf/2508.13161 |
| open_access.oa_status | green |
| open_access.any_repository_has_fulltext | False |
| created_date | 2025-10-10T00:00:00 |
| display_name | Piano: A Multi-Constraint Pin Assignment-Aware Floorplanner |
| has_fulltext | False |
| is_retracted | False |
| updated_date | 2025-11-06T04:12:42.849631 |
| primary_topic.id | https://openalex.org/T11522 |
| primary_topic.field.id | https://openalex.org/fields/22 |
| primary_topic.field.display_name | Engineering |
| primary_topic.score | 0.9937999844551086 |
| primary_topic.domain.id | https://openalex.org/domains/3 |
| primary_topic.domain.display_name | Physical Sciences |
| primary_topic.subfield.id | https://openalex.org/subfields/2208 |
| primary_topic.subfield.display_name | Electrical and Electronic Engineering |
| primary_topic.display_name | VLSI and FPGA Design Techniques |
| cited_by_count | 0 |
| locations_count | 1 |
| best_oa_location.id | pmh:oai:arXiv.org:2508.13161 |
| best_oa_location.is_oa | True |
| best_oa_location.source.id | https://openalex.org/S4306400194 |
| best_oa_location.source.issn | |
| best_oa_location.source.type | repository |
| best_oa_location.source.is_oa | True |
| best_oa_location.source.issn_l | |
| best_oa_location.source.is_core | False |
| best_oa_location.source.is_in_doaj | False |
| best_oa_location.source.display_name | arXiv (Cornell University) |
| best_oa_location.source.host_organization | https://openalex.org/I205783295 |
| best_oa_location.source.host_organization_name | Cornell University |
| best_oa_location.source.host_organization_lineage | https://openalex.org/I205783295 |
| best_oa_location.license | |
| best_oa_location.pdf_url | https://arxiv.org/pdf/2508.13161 |
| best_oa_location.version | submittedVersion |
| best_oa_location.raw_type | text |
| best_oa_location.license_id | |
| best_oa_location.is_accepted | False |
| best_oa_location.is_published | False |
| best_oa_location.raw_source_name | |
| best_oa_location.landing_page_url | http://arxiv.org/abs/2508.13161 |
| primary_location.id | pmh:oai:arXiv.org:2508.13161 |
| primary_location.is_oa | True |
| primary_location.source.id | https://openalex.org/S4306400194 |
| primary_location.source.issn | |
| primary_location.source.type | repository |
| primary_location.source.is_oa | True |
| primary_location.source.issn_l | |
| primary_location.source.is_core | False |
| primary_location.source.is_in_doaj | False |
| primary_location.source.display_name | arXiv (Cornell University) |
| primary_location.source.host_organization | https://openalex.org/I205783295 |
| primary_location.source.host_organization_name | Cornell University |
| primary_location.source.host_organization_lineage | https://openalex.org/I205783295 |
| primary_location.license | |
| primary_location.pdf_url | https://arxiv.org/pdf/2508.13161 |
| primary_location.version | submittedVersion |
| primary_location.raw_type | text |
| primary_location.license_id | |
| primary_location.is_accepted | False |
| primary_location.is_published | False |
| primary_location.raw_source_name | |
| primary_location.landing_page_url | http://arxiv.org/abs/2508.13161 |
| publication_date | 2025-07-20 |
| publication_year | 2025 |
| referenced_works_count | 0 |
| abstract_inverted_index.a | 2, 67, 84, 131, 164, 170, 180 |
| abstract_inverted_index.In | 26, 61 |
| abstract_inverted_index.To | 124 |
| abstract_inverted_index.an | 158 |
| abstract_inverted_index.as | 15 |
| abstract_inverted_index.by | 11 |
| abstract_inverted_index.in | 5, 162, 167, 173, 183 |
| abstract_inverted_index.is | 1 |
| abstract_inverted_index.of | 23, 30, 39, 114, 176 |
| abstract_inverted_index.on | 32, 87, 149 |
| abstract_inverted_index.to | 103, 140 |
| abstract_inverted_index.we | 64, 82, 129 |
| abstract_inverted_index.and | 20, 45, 75, 93, 116, 135, 179 |
| abstract_inverted_index.for | 100 |
| abstract_inverted_index.pin | 52, 76, 105 |
| abstract_inverted_index.the | 21, 28, 37, 58, 88, 127, 174 |
| abstract_inverted_index.This | 107 |
| abstract_inverted_index.VLSI | 6 |
| abstract_inverted_index.also | 110 |
| abstract_inverted_index.drop | 182 |
| abstract_inverted_index.pins | 31 |
| abstract_inverted_index.step | 4 |
| abstract_inverted_index.such | 14 |
| abstract_inverted_index.that | 70, 155 |
| abstract_inverted_index.then | 97 |
| abstract_inverted_index.this | 62 |
| abstract_inverted_index.used | 151 |
| abstract_inverted_index.with | 54 |
| abstract_inverted_index.zero | 188 |
| abstract_inverted_index.6.81% | 160 |
| abstract_inverted_index.HPWL, | 163 |
| abstract_inverted_index.Piano | 156 |
| abstract_inverted_index.adopt | 130 |
| abstract_inverted_index.among | 91 |
| abstract_inverted_index.based | 86 |
| abstract_inverted_index.graph | 85 |
| abstract_inverted_index.local | 138 |
| abstract_inverted_index.often | 50 |
| abstract_inverted_index.paths | 102 |
| abstract_inverted_index.pins, | 118, 185 |
| abstract_inverted_index.their | 94 |
| abstract_inverted_index.three | 137 |
| abstract_inverted_index.under | 78, 144 |
| abstract_inverted_index.while | 186 |
| abstract_inverted_index.work, | 63 |
| abstract_inverted_index.13.39% | 165 |
| abstract_inverted_index.16.36% | 171 |
| abstract_inverted_index.21.21% | 181 |
| abstract_inverted_index.Piano, | 66 |
| abstract_inverted_index.during | 57 |
| abstract_inverted_index.employ | 136 |
| abstract_inverted_index.layout | 122, 142 |
| abstract_inverted_index.method | 109 |
| abstract_inverted_index.modern | 12, 55 |
| abstract_inverted_index.module | 33, 73 |
| abstract_inverted_index.number | 175 |
| abstract_inverted_index.search | 99 |
| abstract_inverted_index.stage. | 60 |
| abstract_inverted_index.widely | 150 |
| abstract_inverted_index.average | 159 |
| abstract_inverted_index.design, | 8, 128 |
| abstract_inverted_index.enables | 111 |
| abstract_inverted_index.enhance | 141 |
| abstract_inverted_index.further | 125 |
| abstract_inverted_index.guiding | 120 |
| abstract_inverted_index.impacts | 36 |
| abstract_inverted_index.improve | 126 |
| abstract_inverted_index.metrics | 143 |
| abstract_inverted_index.modules | 92 |
| abstract_inverted_index.netlist | 95 |
| abstract_inverted_index.overall | 121 |
| abstract_inverted_index.removal | 133 |
| abstract_inverted_index.results | 148 |
| abstract_inverted_index.stages, | 41 |
| abstract_inverted_index.thereby | 119 |
| abstract_inverted_index.However, | 47 |
| abstract_inverted_index.accurate | 112 |
| abstract_inverted_index.achieves | 157 |
| abstract_inverted_index.circuits | 153 |
| abstract_inverted_index.critical | 3 |
| abstract_inverted_index.decrease | 166 |
| abstract_inverted_index.detailed | 43 |
| abstract_inverted_index.modules, | 178 |
| abstract_inverted_index.modules. | 25 |
| abstract_inverted_index.multiple | 79 |
| abstract_inverted_index.overlook | 51 |
| abstract_inverted_index.physical | 7 |
| abstract_inverted_index.presence | 22 |
| abstract_inverted_index.quality. | 123 |
| abstract_inverted_index.removal, | 19 |
| abstract_inverted_index.routing. | 46 |
| abstract_inverted_index.shortest | 101 |
| abstract_inverted_index.strategy | 134 |
| abstract_inverted_index.unplaced | 117, 184 |
| abstract_inverted_index.addition, | 27 |
| abstract_inverted_index.benchmark | 152 |
| abstract_inverted_index.construct | 83 |
| abstract_inverted_index.determine | 104 |
| abstract_inverted_index.framework | 69 |
| abstract_inverted_index.geometric | 89 |
| abstract_inverted_index.including | 42 |
| abstract_inverted_index.introduce | 65 |
| abstract_inverted_index.optimizes | 72 |
| abstract_inverted_index.placement | 44, 74 |
| abstract_inverted_index.reduction | 161, 172 |
| abstract_inverted_index.assignment | 29, 53, 77 |
| abstract_inverted_index.boundaries | 34 |
| abstract_inverted_index.evaluation | 113 |
| abstract_inverted_index.optimizers | 139 |
| abstract_inverted_index.pre-placed | 24 |
| abstract_inverted_index.scenarios. | 146 |
| abstract_inverted_index.subsequent | 40 |
| abstract_inverted_index.whitespace | 18, 132 |
| abstract_inverted_index.complicated | 10 |
| abstract_inverted_index.constraints | 13, 56 |
| abstract_inverted_index.demonstrate | 154 |
| abstract_inverted_index.feedthrough | 115, 168, 177 |
| abstract_inverted_index.graph-based | 108 |
| abstract_inverted_index.iteratively | 98 |
| abstract_inverted_index.maintaining | 187 |
| abstract_inverted_index.performance | 38 |
| abstract_inverted_index.traditional | 48 |
| abstract_inverted_index.whitespace. | 189 |
| abstract_inverted_index.wirelength, | 169 |
| abstract_inverted_index.Experimental | 147 |
| abstract_inverted_index.assignments. | 106 |
| abstract_inverted_index.connections, | 96 |
| abstract_inverted_index.constraints. | 80 |
| abstract_inverted_index.increasingly | 9 |
| abstract_inverted_index.Floorplanning | 0 |
| abstract_inverted_index.Specifically, | 81 |
| abstract_inverted_index.fixed-outline | 16 |
| abstract_inverted_index.floorplanners | 49 |
| abstract_inverted_index.floorplanning | 59, 68 |
| abstract_inverted_index.relationships | 90 |
| abstract_inverted_index.requirements, | 17 |
| abstract_inverted_index.significantly | 35 |
| abstract_inverted_index.simultaneously | 71 |
| abstract_inverted_index.multi-constraint | 145 |
| cited_by_percentile_year | |
| countries_distinct_count | 0 |
| institutions_distinct_count | 8 |
| citation_normalized_percentile.value | 0.49894005 |
| citation_normalized_percentile.is_in_top_1_percent | False |
| citation_normalized_percentile.is_in_top_10_percent | False |