Writes Hurt: Lessons in Cache Design for Optane NVRAM Article Swipe
YOU?
·
· 2022
· Open Access
·
· DOI: https://doi.org/10.48550/arxiv.2205.14122
Intel OptaneTM DC Persistent Memory resides on the memory bus and approaches DRAM in access latency. One avenue for its adoption is to employ it in place of persistent storage; another is to use it as a cheaper and denser extension of DRAM. In pursuit of the latter goal, we present the design of a volatile Optane NVRAM cache as a component in a storage engine underlying MongoDB. The primary innovation in our design is a new cache admission policy. We discover that on Optane NVRAM, known for its limited write throughput, the presence of writes disproportionately affects the throughput of reads, much more so than on DRAM. Therefore, an admission policy that indiscriminately admits new data (and thus generates writes), severely limits the rate of data retrieval and results in exceedingly poor performance for the cache overall. We design an admission policy that balances the rate of admission with the rate of lookups using dynamically observed characteristics of the workload. Our implementation outperforms OpenCAS (an off-the-shelf Optane-based block cache) in all cases, and Intel Memory Mode in cases where the database size exceeds the available NVRAM. Our cache is decoupled from the rest of the storage engine and uses generic metrics to guide its admission policy; therefore our design can be easily adopted in other systems.
Related Topics
- Type
- preprint
- Language
- en
- Landing Page
- http://arxiv.org/abs/2205.14122
- https://arxiv.org/pdf/2205.14122
- OA Status
- green
- Cited By
- 2
- Related Works
- 10
- OpenAlex ID
- https://openalex.org/W4320458597
Raw OpenAlex JSON
- OpenAlex ID
-
https://openalex.org/W4320458597Canonical identifier for this work in OpenAlex
- DOI
-
https://doi.org/10.48550/arxiv.2205.14122Digital Object Identifier
- Title
-
Writes Hurt: Lessons in Cache Design for Optane NVRAMWork title
- Type
-
preprintOpenAlex work type
- Language
-
enPrimary language
- Publication year
-
2022Year of publication
- Publication date
-
2022-05-24Full publication date if available
- Authors
-
Alexandra Fedorova, Keith Smith, Keith Bostic, Alexander Gorrod, Sue LoVerso, Michael J. CahillList of authors in order
- Landing page
-
https://arxiv.org/abs/2205.14122Publisher landing page
- PDF URL
-
https://arxiv.org/pdf/2205.14122Direct link to full text PDF
- Open access
-
YesWhether a free full text is available
- OA status
-
greenOpen access status per OpenAlex
- OA URL
-
https://arxiv.org/pdf/2205.14122Direct OA link when available
- Concepts
-
Computer science, Cache, Cache pollution, Page cache, Operating system, Non-volatile random-access memory, Dram, Workload, CPU cache, Cache algorithms, Parallel computing, Embedded system, Semiconductor memory, Computer hardware, Computer memory, Memory refreshTop concepts (fields/topics) attached by OpenAlex
- Cited by
-
2Total citation count in OpenAlex
- Citations by year (recent)
-
2023: 2Per-year citation counts (last 5 years)
- Related works (count)
-
10Other works algorithmically related by OpenAlex
Full payload
| id | https://openalex.org/W4320458597 |
|---|---|
| doi | https://doi.org/10.48550/arxiv.2205.14122 |
| ids.doi | https://doi.org/10.48550/arxiv.2205.14122 |
| ids.openalex | https://openalex.org/W4320458597 |
| fwci | |
| type | preprint |
| title | Writes Hurt: Lessons in Cache Design for Optane NVRAM |
| biblio.issue | |
| biblio.volume | |
| biblio.last_page | |
| biblio.first_page | |
| topics[0].id | https://openalex.org/T11181 |
| topics[0].field.id | https://openalex.org/fields/17 |
| topics[0].field.display_name | Computer Science |
| topics[0].score | 0.9998999834060669 |
| topics[0].domain.id | https://openalex.org/domains/3 |
| topics[0].domain.display_name | Physical Sciences |
| topics[0].subfield.id | https://openalex.org/subfields/1705 |
| topics[0].subfield.display_name | Computer Networks and Communications |
| topics[0].display_name | Advanced Data Storage Technologies |
| topics[1].id | https://openalex.org/T10054 |
| topics[1].field.id | https://openalex.org/fields/17 |
| topics[1].field.display_name | Computer Science |
| topics[1].score | 0.9994000196456909 |
| topics[1].domain.id | https://openalex.org/domains/3 |
| topics[1].domain.display_name | Physical Sciences |
| topics[1].subfield.id | https://openalex.org/subfields/1708 |
| topics[1].subfield.display_name | Hardware and Architecture |
| topics[1].display_name | Parallel Computing and Optimization Techniques |
| topics[2].id | https://openalex.org/T10101 |
| topics[2].field.id | https://openalex.org/fields/17 |
| topics[2].field.display_name | Computer Science |
| topics[2].score | 0.9955999851226807 |
| topics[2].domain.id | https://openalex.org/domains/3 |
| topics[2].domain.display_name | Physical Sciences |
| topics[2].subfield.id | https://openalex.org/subfields/1710 |
| topics[2].subfield.display_name | Information Systems |
| topics[2].display_name | Cloud Computing and Resource Management |
| is_xpac | False |
| apc_list | |
| apc_paid | |
| concepts[0].id | https://openalex.org/C41008148 |
| concepts[0].level | 0 |
| concepts[0].score | 0.8129613399505615 |
| concepts[0].wikidata | https://www.wikidata.org/wiki/Q21198 |
| concepts[0].display_name | Computer science |
| concepts[1].id | https://openalex.org/C115537543 |
| concepts[1].level | 2 |
| concepts[1].score | 0.7367303371429443 |
| concepts[1].wikidata | https://www.wikidata.org/wiki/Q165596 |
| concepts[1].display_name | Cache |
| concepts[2].id | https://openalex.org/C113166858 |
| concepts[2].level | 5 |
| concepts[2].score | 0.6020179390907288 |
| concepts[2].wikidata | https://www.wikidata.org/wiki/Q5015981 |
| concepts[2].display_name | Cache pollution |
| concepts[3].id | https://openalex.org/C36340418 |
| concepts[3].level | 5 |
| concepts[3].score | 0.5410038828849792 |
| concepts[3].wikidata | https://www.wikidata.org/wiki/Q7124288 |
| concepts[3].display_name | Page cache |
| concepts[4].id | https://openalex.org/C111919701 |
| concepts[4].level | 1 |
| concepts[4].score | 0.4929320812225342 |
| concepts[4].wikidata | https://www.wikidata.org/wiki/Q9135 |
| concepts[4].display_name | Operating system |
| concepts[5].id | https://openalex.org/C34172316 |
| concepts[5].level | 5 |
| concepts[5].score | 0.47603774070739746 |
| concepts[5].wikidata | https://www.wikidata.org/wiki/Q499024 |
| concepts[5].display_name | Non-volatile random-access memory |
| concepts[6].id | https://openalex.org/C7366592 |
| concepts[6].level | 2 |
| concepts[6].score | 0.46282702684402466 |
| concepts[6].wikidata | https://www.wikidata.org/wiki/Q1255620 |
| concepts[6].display_name | Dram |
| concepts[7].id | https://openalex.org/C2778476105 |
| concepts[7].level | 2 |
| concepts[7].score | 0.44773852825164795 |
| concepts[7].wikidata | https://www.wikidata.org/wiki/Q628539 |
| concepts[7].display_name | Workload |
| concepts[8].id | https://openalex.org/C189783530 |
| concepts[8].level | 3 |
| concepts[8].score | 0.41236329078674316 |
| concepts[8].wikidata | https://www.wikidata.org/wiki/Q352090 |
| concepts[8].display_name | CPU cache |
| concepts[9].id | https://openalex.org/C38556500 |
| concepts[9].level | 4 |
| concepts[9].score | 0.3990141749382019 |
| concepts[9].wikidata | https://www.wikidata.org/wiki/Q13404475 |
| concepts[9].display_name | Cache algorithms |
| concepts[10].id | https://openalex.org/C173608175 |
| concepts[10].level | 1 |
| concepts[10].score | 0.3860941529273987 |
| concepts[10].wikidata | https://www.wikidata.org/wiki/Q232661 |
| concepts[10].display_name | Parallel computing |
| concepts[11].id | https://openalex.org/C149635348 |
| concepts[11].level | 1 |
| concepts[11].score | 0.35614198446273804 |
| concepts[11].wikidata | https://www.wikidata.org/wiki/Q193040 |
| concepts[11].display_name | Embedded system |
| concepts[12].id | https://openalex.org/C98986596 |
| concepts[12].level | 2 |
| concepts[12].score | 0.1636669933795929 |
| concepts[12].wikidata | https://www.wikidata.org/wiki/Q1143031 |
| concepts[12].display_name | Semiconductor memory |
| concepts[13].id | https://openalex.org/C9390403 |
| concepts[13].level | 1 |
| concepts[13].score | 0.16018208861351013 |
| concepts[13].wikidata | https://www.wikidata.org/wiki/Q3966 |
| concepts[13].display_name | Computer hardware |
| concepts[14].id | https://openalex.org/C92855701 |
| concepts[14].level | 3 |
| concepts[14].score | 0.08520323038101196 |
| concepts[14].wikidata | https://www.wikidata.org/wiki/Q5830907 |
| concepts[14].display_name | Computer memory |
| concepts[15].id | https://openalex.org/C87907426 |
| concepts[15].level | 4 |
| concepts[15].score | 0.0 |
| concepts[15].wikidata | https://www.wikidata.org/wiki/Q6815755 |
| concepts[15].display_name | Memory refresh |
| keywords[0].id | https://openalex.org/keywords/computer-science |
| keywords[0].score | 0.8129613399505615 |
| keywords[0].display_name | Computer science |
| keywords[1].id | https://openalex.org/keywords/cache |
| keywords[1].score | 0.7367303371429443 |
| keywords[1].display_name | Cache |
| keywords[2].id | https://openalex.org/keywords/cache-pollution |
| keywords[2].score | 0.6020179390907288 |
| keywords[2].display_name | Cache pollution |
| keywords[3].id | https://openalex.org/keywords/page-cache |
| keywords[3].score | 0.5410038828849792 |
| keywords[3].display_name | Page cache |
| keywords[4].id | https://openalex.org/keywords/operating-system |
| keywords[4].score | 0.4929320812225342 |
| keywords[4].display_name | Operating system |
| keywords[5].id | https://openalex.org/keywords/non-volatile-random-access-memory |
| keywords[5].score | 0.47603774070739746 |
| keywords[5].display_name | Non-volatile random-access memory |
| keywords[6].id | https://openalex.org/keywords/dram |
| keywords[6].score | 0.46282702684402466 |
| keywords[6].display_name | Dram |
| keywords[7].id | https://openalex.org/keywords/workload |
| keywords[7].score | 0.44773852825164795 |
| keywords[7].display_name | Workload |
| keywords[8].id | https://openalex.org/keywords/cpu-cache |
| keywords[8].score | 0.41236329078674316 |
| keywords[8].display_name | CPU cache |
| keywords[9].id | https://openalex.org/keywords/cache-algorithms |
| keywords[9].score | 0.3990141749382019 |
| keywords[9].display_name | Cache algorithms |
| keywords[10].id | https://openalex.org/keywords/parallel-computing |
| keywords[10].score | 0.3860941529273987 |
| keywords[10].display_name | Parallel computing |
| keywords[11].id | https://openalex.org/keywords/embedded-system |
| keywords[11].score | 0.35614198446273804 |
| keywords[11].display_name | Embedded system |
| keywords[12].id | https://openalex.org/keywords/semiconductor-memory |
| keywords[12].score | 0.1636669933795929 |
| keywords[12].display_name | Semiconductor memory |
| keywords[13].id | https://openalex.org/keywords/computer-hardware |
| keywords[13].score | 0.16018208861351013 |
| keywords[13].display_name | Computer hardware |
| keywords[14].id | https://openalex.org/keywords/computer-memory |
| keywords[14].score | 0.08520323038101196 |
| keywords[14].display_name | Computer memory |
| language | en |
| locations[0].id | pmh:oai:arXiv.org:2205.14122 |
| locations[0].is_oa | True |
| locations[0].source.id | https://openalex.org/S4306400194 |
| locations[0].source.issn | |
| locations[0].source.type | repository |
| locations[0].source.is_oa | True |
| locations[0].source.issn_l | |
| locations[0].source.is_core | False |
| locations[0].source.is_in_doaj | False |
| locations[0].source.display_name | arXiv (Cornell University) |
| locations[0].source.host_organization | https://openalex.org/I205783295 |
| locations[0].source.host_organization_name | Cornell University |
| locations[0].source.host_organization_lineage | https://openalex.org/I205783295 |
| locations[0].license | |
| locations[0].pdf_url | https://arxiv.org/pdf/2205.14122 |
| locations[0].version | submittedVersion |
| locations[0].raw_type | text |
| locations[0].license_id | |
| locations[0].is_accepted | False |
| locations[0].is_published | False |
| locations[0].raw_source_name | |
| locations[0].landing_page_url | http://arxiv.org/abs/2205.14122 |
| locations[1].id | doi:10.48550/arxiv.2205.14122 |
| locations[1].is_oa | True |
| locations[1].source.id | https://openalex.org/S4306400194 |
| locations[1].source.issn | |
| locations[1].source.type | repository |
| locations[1].source.is_oa | True |
| locations[1].source.issn_l | |
| locations[1].source.is_core | False |
| locations[1].source.is_in_doaj | False |
| locations[1].source.display_name | arXiv (Cornell University) |
| locations[1].source.host_organization | https://openalex.org/I205783295 |
| locations[1].source.host_organization_name | Cornell University |
| locations[1].source.host_organization_lineage | https://openalex.org/I205783295 |
| locations[1].license | |
| locations[1].pdf_url | |
| locations[1].version | |
| locations[1].raw_type | article |
| locations[1].license_id | |
| locations[1].is_accepted | False |
| locations[1].is_published | |
| locations[1].raw_source_name | |
| locations[1].landing_page_url | https://doi.org/10.48550/arxiv.2205.14122 |
| indexed_in | arxiv, datacite |
| authorships[0].author.id | https://openalex.org/A5021291662 |
| authorships[0].author.orcid | https://orcid.org/0000-0001-6805-7300 |
| authorships[0].author.display_name | Alexandra Fedorova |
| authorships[0].author_position | first |
| authorships[0].raw_author_name | Fedorova, Alexandra |
| authorships[0].is_corresponding | False |
| authorships[1].author.id | https://openalex.org/A5035816119 |
| authorships[1].author.orcid | https://orcid.org/0000-0003-4838-5651 |
| authorships[1].author.display_name | Keith Smith |
| authorships[1].author_position | middle |
| authorships[1].raw_author_name | Smith, Keith |
| authorships[1].is_corresponding | False |
| authorships[2].author.id | https://openalex.org/A5046875943 |
| authorships[2].author.orcid | |
| authorships[2].author.display_name | Keith Bostic |
| authorships[2].author_position | middle |
| authorships[2].raw_author_name | Bostic, Keith |
| authorships[2].is_corresponding | False |
| authorships[3].author.id | https://openalex.org/A5060490556 |
| authorships[3].author.orcid | |
| authorships[3].author.display_name | Alexander Gorrod |
| authorships[3].author_position | middle |
| authorships[3].raw_author_name | Gorrod, Alexander |
| authorships[3].is_corresponding | False |
| authorships[4].author.id | https://openalex.org/A5066413893 |
| authorships[4].author.orcid | |
| authorships[4].author.display_name | Sue LoVerso |
| authorships[4].author_position | middle |
| authorships[4].raw_author_name | LoVerso, Sue |
| authorships[4].is_corresponding | False |
| authorships[5].author.id | https://openalex.org/A5088124063 |
| authorships[5].author.orcid | https://orcid.org/0009-0000-5834-8278 |
| authorships[5].author.display_name | Michael J. Cahill |
| authorships[5].author_position | last |
| authorships[5].raw_author_name | Cahill, Michael |
| authorships[5].is_corresponding | False |
| has_content.pdf | False |
| has_content.grobid_xml | False |
| is_paratext | False |
| open_access.is_oa | True |
| open_access.oa_url | https://arxiv.org/pdf/2205.14122 |
| open_access.oa_status | green |
| open_access.any_repository_has_fulltext | False |
| created_date | 2025-10-10T00:00:00 |
| display_name | Writes Hurt: Lessons in Cache Design for Optane NVRAM |
| has_fulltext | False |
| is_retracted | False |
| updated_date | 2025-11-06T06:51:31.235846 |
| primary_topic.id | https://openalex.org/T11181 |
| primary_topic.field.id | https://openalex.org/fields/17 |
| primary_topic.field.display_name | Computer Science |
| primary_topic.score | 0.9998999834060669 |
| primary_topic.domain.id | https://openalex.org/domains/3 |
| primary_topic.domain.display_name | Physical Sciences |
| primary_topic.subfield.id | https://openalex.org/subfields/1705 |
| primary_topic.subfield.display_name | Computer Networks and Communications |
| primary_topic.display_name | Advanced Data Storage Technologies |
| related_works | https://openalex.org/W2020176098, https://openalex.org/W2535115842, https://openalex.org/W2298260853, https://openalex.org/W2363769136, https://openalex.org/W2118932116, https://openalex.org/W2012518269, https://openalex.org/W2086718556, https://openalex.org/W1496086148, https://openalex.org/W1965891727, https://openalex.org/W1860107648 |
| cited_by_count | 2 |
| counts_by_year[0].year | 2023 |
| counts_by_year[0].cited_by_count | 2 |
| locations_count | 2 |
| best_oa_location.id | pmh:oai:arXiv.org:2205.14122 |
| best_oa_location.is_oa | True |
| best_oa_location.source.id | https://openalex.org/S4306400194 |
| best_oa_location.source.issn | |
| best_oa_location.source.type | repository |
| best_oa_location.source.is_oa | True |
| best_oa_location.source.issn_l | |
| best_oa_location.source.is_core | False |
| best_oa_location.source.is_in_doaj | False |
| best_oa_location.source.display_name | arXiv (Cornell University) |
| best_oa_location.source.host_organization | https://openalex.org/I205783295 |
| best_oa_location.source.host_organization_name | Cornell University |
| best_oa_location.source.host_organization_lineage | https://openalex.org/I205783295 |
| best_oa_location.license | |
| best_oa_location.pdf_url | https://arxiv.org/pdf/2205.14122 |
| best_oa_location.version | submittedVersion |
| best_oa_location.raw_type | text |
| best_oa_location.license_id | |
| best_oa_location.is_accepted | False |
| best_oa_location.is_published | False |
| best_oa_location.raw_source_name | |
| best_oa_location.landing_page_url | http://arxiv.org/abs/2205.14122 |
| primary_location.id | pmh:oai:arXiv.org:2205.14122 |
| primary_location.is_oa | True |
| primary_location.source.id | https://openalex.org/S4306400194 |
| primary_location.source.issn | |
| primary_location.source.type | repository |
| primary_location.source.is_oa | True |
| primary_location.source.issn_l | |
| primary_location.source.is_core | False |
| primary_location.source.is_in_doaj | False |
| primary_location.source.display_name | arXiv (Cornell University) |
| primary_location.source.host_organization | https://openalex.org/I205783295 |
| primary_location.source.host_organization_name | Cornell University |
| primary_location.source.host_organization_lineage | https://openalex.org/I205783295 |
| primary_location.license | |
| primary_location.pdf_url | https://arxiv.org/pdf/2205.14122 |
| primary_location.version | submittedVersion |
| primary_location.raw_type | text |
| primary_location.license_id | |
| primary_location.is_accepted | False |
| primary_location.is_published | False |
| primary_location.raw_source_name | |
| primary_location.landing_page_url | http://arxiv.org/abs/2205.14122 |
| publication_date | 2022-05-24 |
| publication_year | 2022 |
| referenced_works_count | 0 |
| abstract_inverted_index.a | 36, 54, 60, 63, 75 |
| abstract_inverted_index.DC | 2 |
| abstract_inverted_index.In | 43 |
| abstract_inverted_index.We | 80, 138 |
| abstract_inverted_index.an | 109, 140 |
| abstract_inverted_index.as | 35, 59 |
| abstract_inverted_index.be | 211 |
| abstract_inverted_index.in | 13, 25, 62, 71, 130, 170, 177, 214 |
| abstract_inverted_index.is | 21, 31, 74, 189 |
| abstract_inverted_index.it | 24, 34 |
| abstract_inverted_index.of | 27, 41, 45, 53, 94, 100, 125, 147, 152, 158, 194 |
| abstract_inverted_index.on | 6, 83, 106 |
| abstract_inverted_index.so | 104 |
| abstract_inverted_index.to | 22, 32, 202 |
| abstract_inverted_index.we | 49 |
| abstract_inverted_index.(an | 165 |
| abstract_inverted_index.One | 16 |
| abstract_inverted_index.Our | 161, 187 |
| abstract_inverted_index.The | 68 |
| abstract_inverted_index.all | 171 |
| abstract_inverted_index.and | 10, 38, 128, 173, 198 |
| abstract_inverted_index.bus | 9 |
| abstract_inverted_index.can | 210 |
| abstract_inverted_index.for | 18, 87, 134 |
| abstract_inverted_index.its | 19, 88, 204 |
| abstract_inverted_index.new | 76, 115 |
| abstract_inverted_index.our | 72, 208 |
| abstract_inverted_index.the | 7, 46, 51, 92, 98, 123, 135, 145, 150, 159, 180, 184, 192, 195 |
| abstract_inverted_index.use | 33 |
| abstract_inverted_index.(and | 117 |
| abstract_inverted_index.DRAM | 12 |
| abstract_inverted_index.Mode | 176 |
| abstract_inverted_index.data | 116, 126 |
| abstract_inverted_index.from | 191 |
| abstract_inverted_index.more | 103 |
| abstract_inverted_index.much | 102 |
| abstract_inverted_index.poor | 132 |
| abstract_inverted_index.rate | 124, 146, 151 |
| abstract_inverted_index.rest | 193 |
| abstract_inverted_index.size | 182 |
| abstract_inverted_index.than | 105 |
| abstract_inverted_index.that | 82, 112, 143 |
| abstract_inverted_index.thus | 118 |
| abstract_inverted_index.uses | 199 |
| abstract_inverted_index.with | 149 |
| abstract_inverted_index.DRAM. | 42, 107 |
| abstract_inverted_index.Intel | 0, 174 |
| abstract_inverted_index.NVRAM | 57 |
| abstract_inverted_index.block | 168 |
| abstract_inverted_index.cache | 58, 77, 136, 188 |
| abstract_inverted_index.cases | 178 |
| abstract_inverted_index.goal, | 48 |
| abstract_inverted_index.guide | 203 |
| abstract_inverted_index.known | 86 |
| abstract_inverted_index.other | 215 |
| abstract_inverted_index.place | 26 |
| abstract_inverted_index.using | 154 |
| abstract_inverted_index.where | 179 |
| abstract_inverted_index.write | 90 |
| abstract_inverted_index.Memory | 4, 175 |
| abstract_inverted_index.NVRAM, | 85 |
| abstract_inverted_index.NVRAM. | 186 |
| abstract_inverted_index.Optane | 56, 84 |
| abstract_inverted_index.access | 14 |
| abstract_inverted_index.admits | 114 |
| abstract_inverted_index.avenue | 17 |
| abstract_inverted_index.cache) | 169 |
| abstract_inverted_index.cases, | 172 |
| abstract_inverted_index.denser | 39 |
| abstract_inverted_index.design | 52, 73, 139, 209 |
| abstract_inverted_index.easily | 212 |
| abstract_inverted_index.employ | 23 |
| abstract_inverted_index.engine | 65, 197 |
| abstract_inverted_index.latter | 47 |
| abstract_inverted_index.limits | 122 |
| abstract_inverted_index.memory | 8 |
| abstract_inverted_index.policy | 111, 142 |
| abstract_inverted_index.reads, | 101 |
| abstract_inverted_index.writes | 95 |
| abstract_inverted_index.OpenCAS | 164 |
| abstract_inverted_index.adopted | 213 |
| abstract_inverted_index.affects | 97 |
| abstract_inverted_index.another | 30 |
| abstract_inverted_index.cheaper | 37 |
| abstract_inverted_index.exceeds | 183 |
| abstract_inverted_index.generic | 200 |
| abstract_inverted_index.limited | 89 |
| abstract_inverted_index.lookups | 153 |
| abstract_inverted_index.metrics | 201 |
| abstract_inverted_index.policy. | 79 |
| abstract_inverted_index.policy; | 206 |
| abstract_inverted_index.present | 50 |
| abstract_inverted_index.primary | 69 |
| abstract_inverted_index.pursuit | 44 |
| abstract_inverted_index.resides | 5 |
| abstract_inverted_index.results | 129 |
| abstract_inverted_index.storage | 64, 196 |
| abstract_inverted_index.MongoDB. | 67 |
| abstract_inverted_index.OptaneTM | 1 |
| abstract_inverted_index.adoption | 20 |
| abstract_inverted_index.balances | 144 |
| abstract_inverted_index.database | 181 |
| abstract_inverted_index.discover | 81 |
| abstract_inverted_index.latency. | 15 |
| abstract_inverted_index.observed | 156 |
| abstract_inverted_index.overall. | 137 |
| abstract_inverted_index.presence | 93 |
| abstract_inverted_index.severely | 121 |
| abstract_inverted_index.storage; | 29 |
| abstract_inverted_index.systems. | 216 |
| abstract_inverted_index.volatile | 55 |
| abstract_inverted_index.writes), | 120 |
| abstract_inverted_index.admission | 78, 110, 141, 148, 205 |
| abstract_inverted_index.available | 185 |
| abstract_inverted_index.component | 61 |
| abstract_inverted_index.decoupled | 190 |
| abstract_inverted_index.extension | 40 |
| abstract_inverted_index.generates | 119 |
| abstract_inverted_index.retrieval | 127 |
| abstract_inverted_index.therefore | 207 |
| abstract_inverted_index.workload. | 160 |
| abstract_inverted_index.Persistent | 3 |
| abstract_inverted_index.Therefore, | 108 |
| abstract_inverted_index.approaches | 11 |
| abstract_inverted_index.innovation | 70 |
| abstract_inverted_index.persistent | 28 |
| abstract_inverted_index.throughput | 99 |
| abstract_inverted_index.underlying | 66 |
| abstract_inverted_index.dynamically | 155 |
| abstract_inverted_index.exceedingly | 131 |
| abstract_inverted_index.outperforms | 163 |
| abstract_inverted_index.performance | 133 |
| abstract_inverted_index.throughput, | 91 |
| abstract_inverted_index.Optane-based | 167 |
| abstract_inverted_index.off-the-shelf | 166 |
| abstract_inverted_index.implementation | 162 |
| abstract_inverted_index.characteristics | 157 |
| abstract_inverted_index.indiscriminately | 113 |
| abstract_inverted_index.disproportionately | 96 |
| cited_by_percentile_year | |
| countries_distinct_count | 0 |
| institutions_distinct_count | 6 |
| sustainable_development_goals[0].id | https://metadata.un.org/sdg/16 |
| sustainable_development_goals[0].score | 0.5899999737739563 |
| sustainable_development_goals[0].display_name | Peace, Justice and strong institutions |
| citation_normalized_percentile |