FPGA Implementation of Fault Tolerant Full Adder Design for High Speed VLSI Architectures Article Swipe

PDF

YOU? · · 2019 · Open Access · · DOI: https://doi.org/10.35940/ijrte.b1248.0782s319

The essential goal is to distinguish and diminish the deficiencies in full Adder configuration making use of Self checking and Self Repairing Adder Block. The tempo of chip disappointment is straightforwardly relative to chip thickness. A framework should be flaw tolerant to diminish the frustration rate. The nearness of different troubles can demolish the usefulness of complete snake. This paper displays a region proficient flaw tolerant complete snake shape that may repair issues without interfering with the everyday assignment of a framework. The combo and duplicate is finished through way of making use of Xilinx ISE 14.7 and actualized on FPGA Spartan three..

Related Topics To Compare & Contrast

Field-Programmable Gate Array

Computer Science

Very-Large-Scale Integration

Concepts

Adder Field-programmable gate array Disappointment Computer science Block (permutation group theory) Very-large-scale integration Computer architecture Chip Parallel computing Arithmetic Fault tolerance Spartan Embedded system Computer hardware Mathematics Psychology Distributed computing Telecommunications Latency (audio) Social psychology Geometry

Metadata

Type: article
Language: en
Landing Page: https://doi.org/10.35940/ijrte.b1248.0782s319
PDF: https://doi.org/10.35940/ijrte.b1248.0782s319
OA Status: diamond
References: 2
Related Works: 10
OpenAlex ID: https://openalex.org/W4237108225

All OpenAlex metadata

Raw OpenAlex JSON

No additional metadata available.